Testability Design of Multi-valued RTD circuits

被引：0

作者：

Lin Mi ^{[1
]}

Zhang Haipeng ^{[1
]}

Sun Lingling ^{[1
]}

机构：

[1] Hangzhou Dianzi Univ, Sch Elect & Informat, Hangzhou, Zhejiang, Peoples R China

来源：

2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC) | 2011年

关键词：

RTD; multi-valued; short circuit fault; open circuit fault; testability design;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Purpose of the paper is to analyze the physical faults and propose a testability design method for multi-valued RTD circuits based on the stuck faults analysis and stuck faults model, which takes ternary RTD (Resonant Tunneling Diode) quantizer as an example. The test model has a high testability level and low hardware cost which consists of an extra tri-valued inverter circuit and two control ports. By setting different input and testing signals, it generates different testing vectors, which can detect all open circuit faults and short circuit faults.

引用

页码：510 / 513

页数：4

共 50 条

[21] Multi-valued neural networks I: a multi-valued associative memory
Maximov, Dmitry
Goncharenko, Vladimir, I
Legovich, Yury S.
NEURAL COMPUTING & APPLICATIONS, 2021, 33 (16): : 10189 - 10198
[22] Multi-valued neural networks I: a multi-valued associative memory
Dmitry Maximov
Vladimir I. Goncharenko
Yury S. Legovich
Neural Computing and Applications, 2021, 33 : 10189 - 10198
[23] Constraint solving over multi-valued logics - application to digital circuits
de Azevedo, FDECA
AI COMMUNICATIONS, 2003, 16 (02) : 125 - 127
[24] Multi-Valued Logic Circuits on Graphene Quantum Point Contact Devices
Rallis, Konstantinos
Sirakoulis, Georgios Ch.
Karafyllidis, Ioannis
Rubio, Antonio
NANOARCH'18: PROCEEDINGS OF THE 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2018, : 44 - 48
[25] MULTI-VALUED LOGIC
PERRINE, S
ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1978, 33 (11-1): : 376 - 382
[26] MULTI-VALUED SYMMETRIES
KASNER, E
BULLETIN OF THE AMERICAN MATHEMATICAL SOCIETY, 1945, 51 (01) : 69 - 69
[27] Analysis and design of the multi-valued CMOS current multiplier
Tsinghua Univ, Beijing, China
Tien Tzu Hsueh Pao, 2 (78-81):
[28] Design of multi-valued QMOS pre-decoder
Zhang, H
Uemura, T
Mazumder, P
Yang, KH
2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY, 2004, : 614 - 617
[29] Correction to: Multi-valued neural networks I: a multi-valued associative memory
Dmitry Maximov
Vladimir I. Goncharenko
Yury S. Legovich
Neural Computing and Applications, 2023, 35 : 18087 - 18088
[30] Multi-valued GRAPPA
Brewka, Gerhard
Puehrer, Joerg
Woltran, Stefan
LOGICS IN ARTIFICIAL INTELLIGENCE, JELIA 2019, 2019, 11468 : 85 - 101

← 1 2 3 4 5 →