Testability Design of Multi-valued RTD circuits

被引：0
|
作者：
Lin Mi [1 ]
Zhang Haipeng [1 ]
Sun Lingling [1 ]
机构：
[1] Hangzhou Dianzi Univ, Sch Elect & Informat, Hangzhou, Zhejiang, Peoples R China
来源：
2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC) | 2011年
关键词：
RTD; multi-valued; short circuit fault; open circuit fault; testability design;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Purpose of the paper is to analyze the physical faults and propose a testability design method for multi-valued RTD circuits based on the stuck faults analysis and stuck faults model, which takes ternary RTD (Resonant Tunneling Diode) quantizer as an example. The test model has a high testability level and low hardware cost which consists of an extra tri-valued inverter circuit and two control ports. By setting different input and testing signals, it generates different testing vectors, which can detect all open circuit faults and short circuit faults.
引用
收藏
页码：510 / 513
页数：4
相关论文
共 50 条
  • [1] Fault characterization and testability considerations in Multi-Valued logic circuits
    Abd-El-Barr, M
    Al-Sherif, M
    Osman, M
    1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 262 - 267
  • [2] Possibility of combined use of neuron-MOS and RTD in multi-valued logic circuits
    Cheng, Y
    Xu, J
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1357 - 1360
  • [3] Optimization and design for multi-valued quantum comparator circuits
    Zhang, Tingyan
    Li, Yi
    Lu, Sijun
    Ai, Jingwen
    Bai, Mingqiang
    Mo, Zhiwen
    Du, Wenbo
    Jiang, Pengheng
    Liu, Jiawei
    JOURNAL OF PHYSICS A-MATHEMATICAL AND THEORETICAL, 2025, 58 (04)
  • [4] Satisfiability in multi-valued circuits
    Idziak, Pawel M.
    Krzaczkowski, Jacek
    LICS'18: PROCEEDINGS OF THE 33RD ANNUAL ACM/IEEE SYMPOSIUM ON LOGIC IN COMPUTER SCIENCE, 2018, : 550 - 558
  • [5] Secure Design Flow for Asynchronous Multi-Valued Logic Circuits
    Rafiev, Ashur
    Murphy, Julian P.
    Yakovlev, Alex
    40TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC ISMVL 2010, 2010, : 264 - 269
  • [6] Three dimensional multi-valued design in nanoscale integrated circuits
    Lyshevski, SE
    35TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2005, : 82 - 87
  • [7] Modeling multi-valued circuits in SystemC
    Grosse, D
    Fey, G
    Drechsler, R
    33RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2003, : 281 - 286
  • [8] Multi-valued simulation of digital circuits
    Ubar, R
    1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 721 - 724
  • [9] Basic circuits for multi-valued sequential logic
    Fatma Sarica
    Avni Morgül
    Analog Integrated Circuits and Signal Processing, 2013, 74 : 91 - 96
  • [10] Basic circuits for multi-valued sequential logic
    Sarica, Fatma
    Morgul, Avni
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (01) : 91 - 96
12345