A Low-Power High-Speed 16T 1-Bit Hybrid Full Adder

被引：0

作者：

Agrawal, Priya ^{[1
]}

Raghuvanshi, D. K. ^{[1
]}

Gupta, M. K. ^{[1
]}

机构：

[1] MANIT, Elect & Comm Engn, Bhopal, India

来源：

2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE) | 2017年

关键词：

full adder; hybrid design; low power; high speed; cadence;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The paper presents a new model of low power 1-bit hybrid adder that uses CMOS and Transmission gate technologies together and produces full swing outputs. This adder is compared with the existing Conventional-CMOS (C-CMOS), CPL, TGA, 14T, 24T hybrid adder and 16T hybrid adder in terms of power, delay and power-delay product in 180-nm and 65-nm technology. The simulations were carried on for different voltages and frequencies on the Cadence Virtuoso using the Spectre simulator. The results conclude that the proposed adder consumes 35-40% low power compared to C-CMOS and is 25-50% faster than C-CMOS.

引用

页码：348 / 352

页数：5

共 50 条

[21] Area-Improved High-Speed Hybrid 1-bit Full Adder Circuit Using 3T-XNOR Gate
Kadu, Chaitali P.
Sharma, Manish
2017 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION, CONTROL AND AUTOMATION (ICCUBEA), 2017,
[22] A SURVEY OF LOW POWER HIGH SPEED ONE BIT FULL ADDER
Chore, N. M.
Mandavgane, R. N.
RECENT ADVANCES IN NETWORKING, VLSI AND SIGNAL PROCESSING, 2010, : 302 - +
[23] Area-Efficient High-Speed Hybrid 1-bit Full Adder Circuit Using Modified XNOR Gate
Kadu, Chaitali P.
Sharma, Manish
2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,
[24] Low Power Noise Tolerant Domino 1-Bit Full Adder
Meher, Preetisudha
Mahapatra, Kamala Kanta
PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ENERGY CONVERSION TECHNOLOGIES (ICAECT): INTELLIGENT ENERGY MANAGEMENT: TECHNOLOGIES AND CHALLENGES, 2014, : 125 - 129
[25] Comprehensive Analysis of a Power-Efficient 1-Bit Hybrid Full Adder Cell
Kanojia, Ayush
Agrawal, Sachin
Lorenzo, Rohit
WIRELESS PERSONAL COMMUNICATIONS, 2023, 129 (02) : 1097 - 1111
[26] Comprehensive Analysis of a Power-Efficient 1-Bit Hybrid Full Adder Cell
Ayush Kanojia
Sachin Agrawal
Rohit Lorenzo
Wireless Personal Communications, 2023, 129 : 1097 - 1111
[27] A 4-bit CMOS Full Adder of 1-bit Hybrid 13T Adder With A New SUM Circuit
Jie, Lee Shing
Ruslan, Siti Hawa
PROCEEDINGS OF THE 14TH IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED), 2016,
[28] Low Power High Speed 1-bit Full Adder Circuit design at 45nm CMOS Technology
Yadav, Ashish Kumar
Shrivatava, Bhavana P.
Dadoriya, Ajay Kumar
2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 427 - 432
[29] A high-performance full swing 1-bit hybrid full adder cell
Hussain, Shahbaz
Hasan, Mehedi
Agrawal, Gazal
Hasan, Mohd
IET CIRCUITS DEVICES & SYSTEMS, 2022, 16 (03) : 210 - 217
[30] A 14-transistor low power high-speed full adder cell
Khatibzadeh, AA
Raahemifar, K
CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 163 - 166

← 1 2 3 4 5 →