共 50 条
- [41] Design of a Hybrid Column Segmented CMOS Image Sensor with an Artificial Intelligence Core and a Novel SRAM Readout Logic 2019 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2019, : 21 - 22
- [43] A Novel Design of a 47GHz Programmable Frequency Divider based on RLTSPC logic in 65nm CMOS CONFERENCE PROCEEDINGS OF 2018 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2018), 2018, : 32 - 34
- [44] A Power-aware Design of a Spacer Detector for Ternary Logic Asynchronous Digital Systems using Conventional CMOS Process Technology 2014 FOURTH JOINT INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONIC AND ELECTRICAL ENGINEERING (JICTEE 2014), 2014,
- [45] Logical effort based design exploration of 64-bit adders using a mixed dynamic-CMOS/threshold-logic approach VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 127 - 132
- [47] Design-Space Exploration of Ultra-Low Power CMOS Logic Gates in a 28 nm FD-SOI Technology 2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,
- [48] Design and Implementation of Hybrid Multiple Valued Logic Error Detector using Single Electron Transistor and CMOS at 120nm Technology INTERNATIONAL CONFERENCE ON MATERIALS, ALLOYS AND EXPERIMENTAL MECHANICS (ICMAEM-2017), 2017, 225
- [49] A General Cost-effective Design Structure for Probabilistic-Based Noise-Tolerant Logic Functions in Nanometer CMOS Technology 2013 IEEE EUROCON, 2013, : 1823 - 1829