A Novel Knowledge Module to Integrate Threshold Logic and Post-CMOS Technology into Undergraduate Logic Design Classroom

被引:0
|
作者
Das, Jayita [1 ]
Bhanja, Sanjukta [1 ]
机构
[1] Univ S Florida, Dept Elect Engn, Tampa, FL 33620 USA
关键词
post-CMOS technologies; threshold logic; majority function; neural computing; STT-MRAM; NML;
D O I
暂无
中图分类号
G40 [教育学];
学科分类号
040101 ; 120403 ;
摘要
This work is an effort to introduce advanced logic, their applications and some of their post-CMOS technological implementations in "core" conventional logic design classroom. In this short one-lecture knowledge module, we aimed at threshold logic and its most popular application, the neural computing. Majority, a special type of threshold function was also discussed and one of its post-CMOS implementation was shown. A post-CMOS memory called Spin Transfer Torque-Magnetoresistive RAM (STT-MRAM) was also introduced. The purpose of the module was to encourage research among students and to motivate them towards electives in advanced logic and post-CMOS nanotechnologies. Students' feedback were collected through a pre and a post-module survey. The feedback suggest that all the participants were satisfied with the module and the module was successful in fulfilling its objectives.
引用
收藏
页码:24 / 30
页数:7
相关论文
共 50 条
  • [41] Design of a Hybrid Column Segmented CMOS Image Sensor with an Artificial Intelligence Core and a Novel SRAM Readout Logic
    Park, Keunyeol
    Lee, Cheeyoung
    Kim, Soo Youn
    Song, Minkyu
    2019 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2019, : 21 - 22
  • [42] Design and Simulation of a Novel Bipolar Digital Logic Technology for a Balanced Performance in 4H-SiC
    Elgabra, Hazem
    Siddiqui, Amna
    Singh, Shakti
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (03) : 257 - 260
  • [43] A Novel Design of a 47GHz Programmable Frequency Divider based on RLTSPC logic in 65nm CMOS
    Geng, Xinlin
    Xie, Qian
    Wang, Zheng
    CONFERENCE PROCEEDINGS OF 2018 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2018), 2018, : 32 - 34
  • [44] A Power-aware Design of a Spacer Detector for Ternary Logic Asynchronous Digital Systems using Conventional CMOS Process Technology
    Bunnam, Thanasin
    2014 FOURTH JOINT INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONIC AND ELECTRICAL ENGINEERING (JICTEE 2014), 2014,
  • [45] Logical effort based design exploration of 64-bit adders using a mixed dynamic-CMOS/threshold-logic approach
    Celinski, P
    Al-Sarawi, S
    Abbott, D
    Cotofana, S
    Vassiliadis, S
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 127 - 132
  • [46] A new nano-design of configurable logic module based on coplanar reversible adder and modified Fredkin gates using quantum technology
    Wang, Junzhuang
    Tan, Dongping
    Diakina, Ekaterina
    JOURNAL OF APPLIED PHYSICS, 2024, 135 (05)
  • [47] Design-Space Exploration of Ultra-Low Power CMOS Logic Gates in a 28 nm FD-SOI Technology
    Vohrmann, Marten
    Geisler, Philippe
    Jungeblut, Thorsten
    Rueckert, Ulrich
    2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,
  • [48] Design and Implementation of Hybrid Multiple Valued Logic Error Detector using Single Electron Transistor and CMOS at 120nm Technology
    Raut, Vaishali P.
    Dakhole, P. K.
    INTERNATIONAL CONFERENCE ON MATERIALS, ALLOYS AND EXPERIMENTAL MECHANICS (ICMAEM-2017), 2017, 225
  • [49] A General Cost-effective Design Structure for Probabilistic-Based Noise-Tolerant Logic Functions in Nanometer CMOS Technology
    Liu, Kaikai
    An, Ting
    Cai, Hao
    Naviner, Lirida
    Naviner, Jean-Francois
    Petit, Herve
    2013 IEEE EUROCON, 2013, : 1823 - 1829
  • [50] A novel 2-bit/cell p-channel logic programmable cell with pure 90-nm CMOS technology
    Chen, Ying-Je
    Huang, Chia-En
    Chen, Hsin-Ming
    Lai, Han-Chao
    Shih, J. R.
    Wu, Kenneth
    King, Ya-Chin
    Lin, Chrong-Jung
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (08) : 938 - 940