A Novel Knowledge Module to Integrate Threshold Logic and Post-CMOS Technology into Undergraduate Logic Design Classroom

被引:0
|
作者
Das, Jayita [1 ]
Bhanja, Sanjukta [1 ]
机构
[1] Univ S Florida, Dept Elect Engn, Tampa, FL 33620 USA
关键词
post-CMOS technologies; threshold logic; majority function; neural computing; STT-MRAM; NML;
D O I
暂无
中图分类号
G40 [教育学];
学科分类号
040101 ; 120403 ;
摘要
This work is an effort to introduce advanced logic, their applications and some of their post-CMOS technological implementations in "core" conventional logic design classroom. In this short one-lecture knowledge module, we aimed at threshold logic and its most popular application, the neural computing. Majority, a special type of threshold function was also discussed and one of its post-CMOS implementation was shown. A post-CMOS memory called Spin Transfer Torque-Magnetoresistive RAM (STT-MRAM) was also introduced. The purpose of the module was to encourage research among students and to motivate them towards electives in advanced logic and post-CMOS nanotechnologies. Students' feedback were collected through a pre and a post-module survey. The feedback suggest that all the participants were satisfied with the module and the module was successful in fulfilling its objectives.
引用
收藏
页码:24 / 30
页数:7
相关论文
共 50 条
  • [31] A Combined N/PFET CFET-Based Design and Logic Technology Framework for CMOS Applications
    Zhu, Xiaona
    Ding, Rongzheng
    Tao, Ouwen
    Zhao, Yage
    Tang, Peishun
    Zhang, David Wei
    Lu, Ye
    Yu, Shaofeng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (12) : 4999 - 5005
  • [32] A Novel Technique to Produce Logic ‘1’ in Multi-threshold Ternary Circuits Design
    Seied Ali Hosseini
    Esmail Roosta
    Circuits, Systems, and Signal Processing, 2021, 40 : 1152 - 1165
  • [33] A Novel Technique to Produce Logic '1' in Multi-threshold Ternary Circuits Design
    Hosseini, Seied Ali
    Roosta, Esmail
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (03) : 1152 - 1165
  • [34] Back gate bias method of threshold voltage control for the design of low voltage CMOS ternary logic circuits
    Srivastava, A
    MICROELECTRONICS RELIABILITY, 2000, 40 (12) : 2107 - 2110
  • [35] Novel Secure MTJ/CMOS Logic (SMCL) for Energy-Efficient and DPA-Resistant Design
    Kumar S.D.
    Kahleifeh Z.
    Thapliyal H.
    SN Computer Science, 2021, 2 (2)
  • [36] DESIGN OF 2xVDD LOGIC GATES WITH ONLY 1xVDD DEVICES IN NANOSCALE CMOS TECHNOLOGY
    Chiu, Po-Yen
    Ker, Ming-Dou
    2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 33 - 36
  • [37] Power Efficient Dual Dynamic Flip-Flop Design Featuring Embedded Logic using CMOS Technology
    Tirpude, Sonal D.
    Karule, P. T.
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1603 - 1607
  • [38] A Novel Mixed-Signal Digital Voltage Mode CMOS Fuzzy Logic Controller in 0.18μM Technology
    Ghasemzadeh, Mehdi
    Akbari, Amin
    Khoei, Abdollah
    Hadidi, Khayrollah
    2014 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2014, : 148 - 153
  • [39] A low power, high speed threshold logic and its application to the design of novel carry lookahead adders
    Celinski, P
    López, JF
    Al-Sarawi, S
    Abbott, D
    ELECTRONICS AND STRUCTURES FOR MEMS II, 2001, 4591 : 258 - 265
  • [40] Sub-5.5 FO4 delay CMOS 64-bit domino/threshold logic adder design
    Celinski, P
    Cotofana, SD
    Al-Sarawi, S
    Abbott, D
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 379 - 389