A Novel Knowledge Module to Integrate Threshold Logic and Post-CMOS Technology into Undergraduate Logic Design Classroom

被引:0
|
作者
Das, Jayita [1 ]
Bhanja, Sanjukta [1 ]
机构
[1] Univ S Florida, Dept Elect Engn, Tampa, FL 33620 USA
关键词
post-CMOS technologies; threshold logic; majority function; neural computing; STT-MRAM; NML;
D O I
暂无
中图分类号
G40 [教育学];
学科分类号
040101 ; 120403 ;
摘要
This work is an effort to introduce advanced logic, their applications and some of their post-CMOS technological implementations in "core" conventional logic design classroom. In this short one-lecture knowledge module, we aimed at threshold logic and its most popular application, the neural computing. Majority, a special type of threshold function was also discussed and one of its post-CMOS implementation was shown. A post-CMOS memory called Spin Transfer Torque-Magnetoresistive RAM (STT-MRAM) was also introduced. The purpose of the module was to encourage research among students and to motivate them towards electives in advanced logic and post-CMOS nanotechnologies. Students' feedback were collected through a pre and a post-module survey. The feedback suggest that all the participants were satisfied with the module and the module was successful in fulfilling its objectives.
引用
收藏
页码:24 / 30
页数:7
相关论文
共 50 条
  • [1] CNT logic knowledge module integrated in digital CMOS logic design course
    Kumari, Anita
    Bhanja, Sanjukta
    2009 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, 2009, : 115 - 117
  • [2] Majority Logic Gate Synthesis Approaches for Post-CMOS Logic Circuits: A Review
    Vemuru, Srinivasa
    Wang, Peng
    Niamat, Mohammed
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT), 2014, : 284 - 289
  • [3] Integrating a nanologic knowledge module into an undergraduate logic design course
    Srivastava, Saket
    Bhanja, Sanjukta
    IEEE TRANSACTIONS ON EDUCATION, 2008, 51 (03) : 349 - 355
  • [5] Industry and academia join hands in search for post-CMOS logic
    Feder, T
    PHYSICS TODAY, 2006, 59 (05) : 22 - 23
  • [6] Interconnect Performance and Energy-Per-Bit for Post-CMOS Logic Circuits: Modeling, Analysis, and Comparison with CMOS Logic
    Rakheja, Shaloo
    Naeemi, Azad
    2011 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND MATERIALS FOR ADVANCED METALLIZATION (IITC/MAM), 2011,
  • [7] Collective-Effect State Variables for Post-CMOS Logic Applications
    Chen, A.
    Jacob, A. P.
    Sung, C. Y.
    Wang, K. L.
    Khitun, A.
    Porod, W.
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 132 - +
  • [8] Comprehensive Assessment of Oxide Memristors as Post-CMOS Memory and Logic Devices
    Gao, X.
    Mamaluy, D.
    Cyr, E. C.
    Marinella, M. J.
    INTERNATIONAL SYMPOSIUM ON FUNCTIONAL DIVERSIFICATION OF SEMICONDUCTOR ELECTRONICS 3 (MORE-THAN-MOORE 3), 2016, 72 (03): : 49 - 58
  • [9] A Heuristic-Driven and Cost Effective Majority/Minority Logic Synthesis for Post-CMOS Emerging Technology
    Mishra, Vipul Kumar
    Dixit, Mayank
    Choudhary, Tejalal
    Goswami, Anurag
    Kaur, Manjit
    Cheikhrouhou, Omar
    Hamam, Habib
    IEEE ACCESS, 2021, 9 : 168689 - 168702
  • [10] On the Design of Nanoscale CMOS Threshold-Logic Adders
    Sulieman, Mawahib Hussein
    Himat, Zakaria FadlAlmoula
    2018 15TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES (SSD), 2018, : 1037 - 1040