A 0.9 V Low Power Reconfigurable CMOS Folded Cascode LNA For Multi-Standard Wireless Applications

被引:0
|
作者
Taibi, Abdelkader [1 ]
Slimane, Abdelhalim [1 ]
Tedjini, Sid Ahmed [1 ]
Belaroussi, Mohand Tahar [1 ]
Maafri, Djabar [1 ]
机构
[1] Ctr Dev Technol Avancees, Cite 20 Aout, Algiers 1956, Algeria
关键词
Reconfigurable; multi-standard; CMOS; low noise amplifier; folded cascode; LOW-NOISE AMPLIFIER;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In This paper, a reconfigurable CMOS folded cascode LNA for multi-standard wireless applications is presented, including GSM (PCS1900), 3G (UMTS), Bluetooth and WLAN b/g. Based on inductive degenerated folded-cascode topology for low voltage applications, the proposed LNA achieves a good trade-off between good gain, noise figure and power consumption. The input and output matching networks include capacitor switches devices to control the band selection for multi-standard purpose. Implemented in 0.13-mu m CMOS technology, the simulated results perform a maximum power gain of 20.82 dB, a noise figure below 1.72 dB, an input and output return loss less than -14 dB and -15 dB, respectively. The LNA achieves -15 dBm of a minimum third-order input intercept point at input frequency of 2.4 GHz. For all standards the proposed LNA consumes only 5.15 mW from 0.9 V supply voltage.
引用
收藏
页码:185 / 188
页数:4
相关论文
共 50 条
  • [31] A Reconfigurable Analog Baseband Transformer for Multi-standard Applications in 14nm FinFET CMOS
    Lee, Jongmi
    Lee, Jongwoo
    Lo, Chilun
    Lee, Jaehoon
    Lee, In-Young
    Han, Byungki
    2017 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2017, : 5 - 8
  • [32] Low-Complexity Reconfigurable Fast Filter Bank for Multi-Standard Wireless Receivers
    Darak, Sumit J.
    Gopi, Smitha Kavallur Pisharath
    Prasad, Vinod Achutavarrier
    Lai, Edmund
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (05) : 1202 - 1206
  • [33] A reconfigurable wireless superheterodyne receiver for multi-standard communication systems
    Wang, Qing
    Wu, Yongle
    Qi, Yue
    Wang, Weimin
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (05) : 882 - 897
  • [34] A 1.2V Receiver Front-End for Multi-Standard Wireless Applications in 65 nm CMOS LP
    Vidojkovic, M.
    Sanduleanu, M. A. T.
    Vidojkovic, V.
    van der Tang, J.
    Baltus, P.
    van Roermund, A. H. M.
    ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 414 - +
  • [35] CMOS digitally programmable filter for multi-standard wireless receivers
    Alzaher, HA
    Elwan, HO
    Ismail, M
    ELECTRONICS LETTERS, 2000, 36 (02) : 133 - 135
  • [36] Design of a SiGe reconfigurable power amplifier for RF applications: Device and multi-standard considerations
    Deltimple, N.
    Kerherve, E.
    Deval, Y.
    Beot, D.
    Jarry, P.
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 331 - +
  • [37] Optimization of Reconfigurable Multi-core SOCs for Multi-standard Applications
    Ahmadinia, Ali
    Arslan, Tughrul
    Canque, Hernando Fernandez
    KNOWLEDGE-BASED AND INTELLIGENT INFORMATION AND ENGINEERING SYSTEMS, PT II, PROCEEDINGS, 2009, 5712 : 515 - +
  • [38] A 12 mW, 7.5 GHz bandwidth, inductor-less CMOS LNA for low-power, low-cost, multi-standard receivers
    Perumana, Bevin G.
    Zhan, Jing-Hong C.
    Taylor, Stewart S.
    Laskar, Joy
    2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 57 - +
  • [39] A reconfigurable low IF-zero if receiver architecture for multi-standard wide area wireless networks
    Savla, A
    Ravindran, A
    Ismail, M
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 934 - 937
  • [40] Modeling of Reconfigurable ΣΔ Modulator for Multi-standard Wireless Receivers in Verilog-A
    Castro, Mateus
    Souza, Raphael
    Junior, Agord
    Lima, Eduardo
    Manera, Leandro
    34TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2021), 2021,