A 320mW 32Gb/s 8b ADC-Based PAM-4 Analog Front-End with Programmable Gain Control and Analog Peaking in 28nm CMOS

被引：0
|
作者：
Cui, Delong [1 ]
Zhang, Heng [1 ]
Huang, Nick [1 ,2 ]
Nazemi, Ali [1 ]
Catli, Burak [1 ]
Rhew, Hyo Gyuem [1 ]
Zhang, Bo [1 ]
Momtaz, Afshin [1 ]
Cao, Jun [1 ]
机构：
[1] Broadcom, Irvine, CA 92617 USA
[2] Apple, Cupertino, CA USA
来源：
2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) | 2016年 / 59卷
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：58 / U70
页数：3
相关论文
共 16 条
  • [1] An Inverter-Based Analog Front-End for a 56-Gb/s PAM-4 Wireline Transceiver in 16-nm CMOS
    Zheng, Kevin
    Frans, Yohan
    Ambatipudi, Sai Lalith
    Asuncion, Santiago
    Reddy, Hari Teja
    Chang, Ken
    Murmann, Boris
    IEEE SOLID-STATE CIRCUITS LETTERS, 2018, 1 (12): : 249 - 252
  • [2] A 56-Gb/s PAM4 Receiver Analog Front-End With Fixed Peaking Frequency and Bandwidth in 40-nm CMOS
    Li, Zhenghao
    Tang, Minzhe
    Fan, Taiyang
    Pan, Quan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (09) : 3058 - 3062
  • [3] A 32Gb/s 2.9pJ/b Transceiver for Sequence-Coded PAM-4 Signalling with 4-to-6dB SNR Gain in 28nm FDSOI CMOS
    Aurangozeb
    Dick, Carson
    Mohammad, Maruf
    Hossain, Masum
    2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2019, 62 : 480 - +
  • [4] A 32 Gb/s PAM-16 TX and ADC-Based RX AFE with 2-tap embedded analog FFE in 28 nm FDSOI
    Celik, Firat
    Akkaya, Ayca
    Leblebici, Yusuf
    MICROELECTRONICS JOURNAL, 2021, 108
  • [5] A 32 Gb/s PAM-16 TX and ADC-Based RX AFE with 2-tap embedded analog FFE in 28 nm FDSOI
    Celik, Firat
    Akkaya, Ayca
    Leblebici, Yusuf
    MICROELECTRONICS JOURNAL, 2021, 108
  • [6] Design of a Sample-and-Hold Analog Front End for a 56Gb/s PAM-4 Receiver Using 65nm CMOS
    Sadeghipour, Khosrov D.
    Townsend, Paul D.
    Ossieur, Peter
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1606 - 1609
  • [7] A 32 Gb/s PAM-16 TX and ADC-Based RX AFE with 2-tap embedded analog FFE in 28 nm FDSOI
    Celik, Firat
    Akkaya, Ayca
    Leblebici, Yusuf
    MICROELECTRONICS JOURNAL, 2021, 108
  • [8] A 32Gb/s 133mW PAM-4 Transceiver with DFE Based on Adaptive Clock Phase and Threshold Voltage in 65nm CMOS
    Tang, Liangxiao
    Gai, Weixin
    Shi, Linqi
    Xiang, Xiao
    Sheng, Kai
    He, Ai
    2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 114 - +
  • [9] A 36Gb/s PAM4 Transmitter Using an 8b 18GS/s DAC in 28nm CMOS
    Nazemi, Ali
    Hu, Kangmin
    Catli, Burak
    Cui, Delong
    Singh, Ullas
    He, Tim
    Huang, Zhi
    Zhang, Bo
    Momtaz, Afshin
    Cao, Jun
    2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2015, 58 : 58 - U73
  • [10] An Inverter-based Analog Front End for a 56 Gb/s PAM4 Wireline Transceiver in 16nm CMOS
    Zheng, Kevin
    Frans, Yohan
    Ambatipudi, Sai Lalith
    Asuncion, Santiago
    Reddy, Hari Teja
    Chang, Ken
    Murmann, Boris
    2018 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2018, : 269 - 270
12