MAMI: Majority and Multi-Input Logic on Memristive Crossbar Array

被引:0
|
作者
Bhattacharjee, Debjyoti [1 ]
Dutt, Arko [1 ]
Chattopadhyay, Anupam [1 ]
机构
[1] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore
来源
2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018) | 2018年
关键词
Memristor; Resistive RAM; Resistive Switching; In-memory computing; Majority; OR; Multiplexer;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Memr stive devices offer non-volatile storage capabilities, along with in-memory computation capabilities. Large scale passive crossbar arrays can be enabled by avoiding parasitic paths by means of a select device in series with a resistive switching device (1S1R). In this work, we utilize IS 1 R Resistive RAM (ReRAM) arrays for realization of logic-in-memory operations, where each device is capable of performing the Boolean Majority operation with an input inverted. In contrast to the prior works, for the first time, we enable memristoraided n-input OR operation in the same memristive array some memristors initialized with data act as input and an additional memristor acts as output. By extending the reach of the underlying devices in terms of logic primitives, we boost the optimization of logical depth and device count. This improvement is demonstrated through a representative case study. This paves the way for new and improved memristive crossbar designs, compared to the state-of-the-art Majority only or NOR only memristive approaches.
引用
收藏
页码:435 / 438
页数:4
相关论文
共 47 条
  • [1] Multi-input volistor logic XNOR gates
    Aljafar, Muayad J.
    Perkowski, Marek A.
    Acken, John M.
    INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS, 2020, 35 (04) : 423 - 432
  • [2] Reconfigurable Boolean Logic in Memristive Crossbar: The Principle and Implementation
    Hu, Si-Yu
    Li, Yi
    Cheng, Long
    Wang, Zhuo-Rui
    Chang, Ting-Chang
    Sze, Simon M.
    Miao, Xiang-Shui
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (02) : 200 - 203
  • [3] Crossbar-Based Memristive Logic-in-Memory Architecture
    Papandroulidakis, Georgios
    Vourkas, Ioannis
    Abusleme, Angel
    Sirakoulis, Georgios Ch.
    Rubio, Antonio
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (03) : 491 - 501
  • [4] Realization of Functional Complete Stateful Boolean Logic in Memristive Crossbar
    Li, Yi
    Zhou, Ya-Xiong
    Xu, Lei
    Lu, Ke
    Wang, Zhuo-Rui
    Duan, Nian
    Jiang, Lei
    Cheng, Long
    Chang, Ting-Chang
    Chang, Kuan-Chang
    Sun, Hua-Jun
    Xue, Kan-Hao
    Miao, Xiang-Shui
    ACS APPLIED MATERIALS & INTERFACES, 2016, 8 (50) : 34559 - 34567
  • [5] The Multi-input MRL Logic Gate and Its Application
    Qu, Li
    Cui, Xiaole
    Xu, Xiaoyan
    Cu, Xiaoxin
    Ma, Ye
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [6] Memristive crossbar array with applications in image processing
    HU XiaoFang
    ScienceChina(InformationSciences), 2012, 55 (02) : 461 - 472
  • [7] Memristive crossbar array with applications in image processing
    XiaoFang Hu
    ShuKai Duan
    LiDan Wang
    XiaoFeng Liao
    Science China Information Sciences, 2012, 55 : 461 - 472
  • [8] Memristive crossbar array with applications in image processing
    Hu XiaoFang
    Duan ShuKai
    Wang LiDan
    Liao XiaoFeng
    SCIENCE CHINA-INFORMATION SCIENCES, 2012, 55 (02) : 461 - 472
  • [9] Memristive Logic in Crossbar Memory Arrays: Variability-Aware Design for Higher Reliability
    Escudero, Manuel
    Vourkas, Ioannis
    Rubio, Antonio
    Moll, Francesc
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 635 - 646
  • [10] Logic Synthesis and Defect Tolerance for Memristive Crossbar Arrays
    Tunali, Onur
    Altun, Mustafa
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 425 - 430