Low-k silicon nitride film for copper interconnects process prepared by catalytic chemical vapor deposition method at low temperature

被引:13
作者
Sato, H [1 ]
Izumi, A
Masuda, A
Matsumura, H
机构
[1] Japan Adv Inst Sci & Technol, Ishikawa 9231292, Japan
[2] Fujitsu Ltd, Proc Engn Dept, Mfg Technol Dev Div, Elect Devices Grp, Tado, Mie 5110192, Japan
关键词
silicon nitride; catalytic chemical vapor deposition (Cat-CVD); copper interconnects;
D O I
10.1016/S0040-6090(01)01284-6
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A low-temperature process for preparing low-k silicon nitride (SiN) has been successfully developed using catalytic chemical vapor deposition (Cat-CVD). A low-k SiN film, formed at 250 degreesC with a permittivity of 4, showed good Cu barrier properties. (C) 2001 Elsevier Science BN. All rights reserved.
引用
收藏
页码:280 / 283
页数:4
相关论文
共 9 条
[1]  
HATTORI R, 1997, 19 IEEE GALL ARS INT, P78
[2]   FORMATION OF POLYSILICON FILMS BY CATALYTIC CHEMICAL VAPOR-DEPOSITION (CAT-CVD) METHOD [J].
MATSUMURA, H .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1991, 30 (8B) :L1522-L1524
[3]  
MATSUMURA H, 1986, JPN J APPL PHYS, V25, P949
[4]   Passivation effect of silicon nitride against copper diffusion [J].
Miyazaki, H ;
Kojima, H ;
Hinode, K .
JOURNAL OF APPLIED PHYSICS, 1997, 81 (12) :7746-7750
[5]  
MOUSSAVI M, 1999, 1999 INT EL DEV M WA, P611
[6]   Improved properties of silicon nitride films prepared by the catalytic chemical vapor deposition method [J].
Okada, S ;
Matsumura, H .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (11) :7035-7040
[7]   DIFFUSION OF COPPER THROUGH DIELECTRIC FILMS UNDER BIAS TEMPERATURE STRESS [J].
RAGHAVAN, G ;
CHIANG, C ;
ANDERS, PB ;
TZENG, SM ;
VILLASOL, R ;
BAI, G ;
BOHR, M ;
FRASER, DB .
THIN SOLID FILMS, 1995, 262 (1-2) :168-176
[8]   Ultrathin silicon nitride gate dielectrics prepared by catalytic chemical vapor deposition at low temperatures [J].
Sato, H ;
Izumi, A ;
Matsumura, H .
APPLIED PHYSICS LETTERS, 2000, 77 (17) :2752-2754
[9]  
Tanaka M., 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325), P47, DOI 10.1109/VLSIT.1999.799333