A Size Scaling Approach for Mixed-size Placement

被引：0

作者：

Tsota, Kalliopi ^{[1
]}

Koh, Cheng-Kok ^{[1
]}

Balakrishnan, Venkataramanan ^{[1
]}

机构：

[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA

来源：

ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN | 2012年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

We propose a global placement algorithm that employs size scaling of circuit components to provide continuity during placement. In the context of mixed-size placement, size scaling is utilized to handle significant variations among the sizes of the components, thereby avoiding additional complexity that is often associated with multiple levels of smoothing. By using the optimal region approach to first determine an initial placement, the size scaling approach allows the global placement algorithm to converge to better placement solutions.

引用

页码：201 / 205

页数：5

共 50 条

[31] Multi-level placement for large-scale mixed-size IC designs
ACM SIGDA; IEEE Circuits and Systems Society; IEICE (Institute of Electronics, Information and Communication Engineers); IPSJ (Information Processing Society of Japan) (Institute of Electrical and Electronics Engineers Inc., United States):
[32] HJ-hPl: Hierarchical Mixed-Size Placement Algorithm with Priori Wirelength Estimation
Hao, Jie
Peng, Silong
PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE FOR YOUNG COMPUTER SCIENTISTS, VOLS 1-5, 2008, : 947 - 952
[33] Unified Analytical Global Placement for Large-Scale Mixed-Size Circuit Designs
Hsu, Meng-Kai
Chang, Yao-Wen
2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 657 - 662
[34] Transport of mixed-size sediments in a tidal channel
Green, MO
Dolphin, TJ
Swales, A
Vincent, CE
COASTAL SEDIMENTS '99, VOLS 1-3, 1999, : 644 - 658
[35] Routability-driven Mixed-size Placement Prototyping Approach Considering Design Hierarchy and Indirect Connectivity Between Macros
Lin, Jai-Ming
Li, Szu-Ting
Wang, Yi-Ting
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
[36] Dataflow-Aware Macro Placement Based on Simulated Evolution Algorithm for Mixed-Size Designs
Lin, Jai-Ming
Deng, You-Lun
Yang, Ya-Chu
Chen, Jia-Jian
Lu, Po-Chen
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (05) : 973 - 984
[37] An Effective Floorplan-Guided Placement Algorithm for Large-Scale Mixed-Size Designs
Yan, Jackey Z.
Viswanathan, Natarajan
Chu, Chris
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2014, 19 (03)
[38] DOC: A Novel DOuble-Contour-Based Macro Placement Framework for Mixed-Size Designs
Zhuo, Yin-Rong
Chen, Hui-Lin
Chen, Yu-Guang
2023 ASIA PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE, APSIPA ASC, 2023, : 1392 - 1397
[39] DAPA: A Dataflow-aware Analytical Placement Algorithm for Modern Mixed-size Circuit Designs
Lin, Jai-Ming
Huang, Wei-Fan
Chen, Yao-Chieh
Wang, Yi-Ting
Wang, Po-Wen
2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
[40] MP-trees: A packing-based macro placement algorithm for mixed-size designs
Chen, Tung-Chieh
Yuh, Ping-Hung
Chang, Yao-Wen
Huang, Fwu-Juh
Liu, Denny
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 447 - +

← 1 2 3 4 5 →