A 40-GHz Phase-Locked Loop Front-End for 60-GHz Transceivers in 65nm CMOS

被引：0
|
作者：
Cheema, Hammad M. [1 ,2 ]
Mahmoudi, Reza [1 ]
van Roermund, Arthur [1 ]
机构：
[1] Eindhoven Univ Technol, Dept Elect Engn, Mixed sign Microelect Grp, NL-5600 MB Eindhoven, Netherlands
[2] Natl Univ Sci & Technol, SEECS, RIMM, Islamabad, Pakistan
来源：
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS) | 2010年
关键词：
injection locked frequency divider; voltage controlled oscillator; phase locked loop;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A phase-locked loop front-end including a LC voltage controlled oscillator and an I-Q injection locked frequency divider is presented. The operation ranges of the VCO and ILFD are aligned by co-designing the tank, specifically the tunable varactors. The total locking range of the front-end is 37.6 to 42.2 GHz which corresponds to a down-conversion range from 56.4 to 63.3 GHz at 60 GHz, thus covering the complete ISM band. The front-end phase noise for a VCO frequency of 39.8 GHz is -102 dBc/Hz at 1 MHz offset. The DC power consumption of the VCO and Q-ILFD is 6mW and 9mW from a 1.2 V supply, respectively. Implemented in a bulk CMOS 65nm technology, the circuit occupies an area of 0.7x0.5 mm(2).
引用
收藏
页码：963 / 966
页数：4
相关论文
共 50 条
  • [31] A 40nm/65nm Process Adaptive Low Jitter Phase-Locked Loop
    Yuan Hengzhou
    Guo Yang
    Ma Zhuo
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 500 - 503
  • [32] A 5.91-8.94GHz phase-locked loop in 65 nm CMOS for 5G applications
    Zhou, Pizeng
    Li, Chao
    Kang, Zehui
    Zheng, Shiyuan
    Wu, Liang
    Xue, Quan
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2023, 65 (04) : 975 - 980
  • [33] A 28-/60-GHz Dual-Band Receiver Front-End With Sideband-Selection Technique in 65-nm CMOS
    Yu, Yiming
    Ouyang, Zijian
    Huo, Xingnuo
    Zhao, Chenxi
    Liu, Huihua
    Wu, Yunqiu
    Kang, Kai
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (10) : 4550 - 4559
  • [34] A 60-GHz Outphasing Transmitter in 40-nm CMOS
    Zhao, Dixian
    Kulkarni, Shailesh
    Reynaert, Patrick
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (12) : 3172 - 3183
  • [35] A 5 GHz 90-nm CMOS all digital phase-locked loop
    Lu, Ping
    Sjoland, Henrik
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (01) : 49 - 59
  • [36] A 5 GHz 90-nm CMOS all digital phase-locked loop
    Ping Lu
    Henrik Sjöland
    Analog Integrated Circuits and Signal Processing, 2011, 66 : 49 - 59
  • [37] A 75-GHz phase-locked loop in 90-nm CMOS technology
    Lee, Jri
    Liu, Mingchung
    Wang, Huaide
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (06) : 1414 - 1426
  • [38] A 60-GHz CMOS RECEIVER FRONT-END WITH INTEGRATED 180° OUT-OF-PHASE WILKINSON POWER DIVIDER
    Lee, Jen-How
    Chen, Chi-Chen
    Lin, Yo-Sheng
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2010, 52 (12) : 2688 - 2694
  • [39] Multi-Gigabit 60 GHz OOK Front-End in 90 nm CMOS
    Hamidian, Amin
    Malignaggi, Andrea
    Shu, Ran
    Kamal, Ali M.
    Boeck, Georg
    2013 IEEE 13TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2013, : 96 - 98
  • [40] A 60-GHz Phased Array Receiver Front-End in 0.13-μm CMOS Technology
    Wang, Chao-Shiun
    Huang, Juin-Wei
    Chu, Kun-Da
    Wang, Chorng-Kuang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (10) : 2341 - 2352
12345