Deuterium passivation of interface traps in MOS devices

被引:8
作者
Cheng, KG
Hess, K
Lyding, JW
机构
[1] Univ Illinois, Beckman Inst Adv Sci & Technol, Urbana, IL 61801 USA
[2] Univ Illinois, Dept Mat Sci & Engn, Urbana, IL 61801 USA
[3] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
关键词
deuterium; hot-carrier; interface trap; MOS device; oxide; passivation; reliability;
D O I
10.1109/55.944333
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The mechanism for deuterium passivation of interface traps in MOS devices is studied. Normal channel hot electron (CHE) stress was performed on hydrogen-passivated devices to locally desorb hydrogen from the interface at the drain region. The stressed devices were annealed in deuterium at 400 degreesC, resulting in a full recovery of device characteristics. These devices were then subjected to CHE stress again in two modes. Some of them were stressed in the normal mode while others were stressed in the reverse mode in which the source and drain were interchanged. Compared with hydrogenated devices, these deuterated devices under the normal stress exhibit a significant reduction in interface trap generation and threshold voltage shift. In contrast, insignificant reliability improvement was observed for the reverse stress case. The asymmetric degradation behaviors on these deuterated devices suggest that the effectiveness of implementing deuterium to improve device reliability is limited by its replacement of pre-existing hydrogen at the oxide/silicon interface.
引用
收藏
页码:441 / 443
页数:3
相关论文
共 14 条
  • [1] LATERAL DISTRIBUTION OF HOT-CARRIER-INDUCED INTERFACE TRAPS IN MOSFETS
    ANCONA, MG
    SAKS, NS
    MCCARTHY, D
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (12) : 2221 - 2228
  • [2] CHENG K, UNPUB J APPL PHYS
  • [3] Approach to enhance deuterium incorporation for improved hot carrier reliability in metal-oxide-semiconductor devices
    Cheng, KG
    Lee, JJ
    Lyding, JW
    [J]. APPLIED PHYSICS LETTERS, 2000, 77 (15) : 2358 - 2360
  • [4] Improved hot-electron reliability in high-performance, multilevel-metal CMOS using deuterated barrier-nitride processing
    Clark, WF
    Ference, TG
    Mittl, SW
    Burnham, JS
    Adams, ED
    [J]. IEEE ELECTRON DEVICE LETTERS, 1999, 20 (10) : 501 - 503
  • [5] Interfacial hardness enhancement in deuterium annealed 0.25 mu m channel metal oxide semiconductor transistors
    Devine, RAB
    Autran, JL
    Warren, WL
    Vanheusdan, KL
    Rostaing, JC
    [J]. APPLIED PHYSICS LETTERS, 1997, 70 (22) : 2999 - 3001
  • [6] The combined effects of deuterium anneals and deuterated barrier-nitride processing on hot-electron degradation in MOSFET's
    Ference, TG
    Burnham, JS
    Clark, WF
    Hook, TB
    Mittl, SW
    Watson, KM
    Han, LKK
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (04) : 747 - 753
  • [7] TWO-DIMENSIONAL MODELING OF LOCALLY DAMAGED SHORT-CHANNEL MOSFETS OPERATING IN THE LINEAR REGION
    HADDARA, H
    CRISTOLOVEANU, S
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (02) : 378 - 385
  • [8] HOT-ELECTRON-INDUCED MOSFET DEGRADATION - MODEL, MONITOR, AND IMPROVEMENT
    HU, CM
    TAM, SC
    HSU, FC
    KO, PK
    CHAN, TY
    TERRILL, KW
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) : 375 - 385
  • [9] Deuterium post-metal annealing of MOSFET's for improved hot carrier reliability
    Kizilyalli, IC
    Lyding, JW
    Hess, K
    [J]. IEEE ELECTRON DEVICE LETTERS, 1997, 18 (03) : 81 - 83
  • [10] Application of high pressure deuterium annealing for improving the hot carrier reliability of CMOS transistors
    Lee, JJ
    Cheng, KG
    Chen, Z
    Hess, K
    Lyding, JW
    Kim, YK
    Lee, HS
    Kim, YW
    Suh, KP
    [J]. IEEE ELECTRON DEVICE LETTERS, 2000, 21 (05) : 221 - 223