Demystifying and Mitigating Code-Dependent Switching Distortions in Current-Steering DACs

被引:32
作者
Lai, Longqiang [1 ]
Li, Xueqing [1 ]
Fu, Yushen [1 ]
Liu, Yongpan [1 ]
Yang, Huazhong [1 ]
机构
[1] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China
基金
美国国家科学基金会;
关键词
Current-steering; digital-to-analog converter (DAC); dynamic element matching (DEM); element transition rate; intermodulation; switching distortion; D/A CONVERTER; DYNAMIC SFDR; CMOS DAC; GS/S; IMPROVEMENT; BANDWIDTH; IMD; GHZ;
D O I
10.1109/TCSI.2018.2866819
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper analyzes the intermodulation between the element transition rate and the output-dependent unit switching distortion, i.e., the switching distortion of one switching unit, in current-steering digital-to-analog converters (DACs). The analysis and experimental results reveal how this intermodulation affects the DAC linearity. Based on this, we also propose a technique, termed random pairwise swapping (RPS) to improve the linearity of dynamic-element-matching-decoded DACs. Compared with existing techniques, RPS needs no half-cycle RZ operations and, thus, has no related vulnerabilities. In addition, the RPS could deal with the mismatch between different channels effectively. A 14-bit experimental DAC is fabricated in a 65-nm CMOS process. Measured results at 1.0-GS/s show above 72-dBc SFDR within 422-MHz bandwidth and 8-10-dB image tone suppression by the proposed RPS technique. At 3.0 GS/s, the SFDR is over 60 dBc within 600-MHz bandwidth.
引用
收藏
页码:68 / 81
页数:14
相关论文
共 52 条
[1]   Modeling of glitches due to rise/fall asymmetry in current-steering digital-to-analog converters [J].
Andersson, KO ;
Vesterbacka, M .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (11) :2265-2275
[2]   A Wideband RF Mixing-DAC Achieving IMD <-82 dBc Up to 1.9 GHz [J].
Bechthum, Elbert ;
Radulov, Georgi I. ;
Briaire, Joost ;
Geelen, Govert J. G. M. ;
van Roermund, Arthur H. M. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (06) :1374-1384
[3]   An 11 GS/s 1.1 GHz Bandwidth Interleaved ΔΣ DAC for 60 GHz Radio in 65 nm CMOS [J].
Bhide, Ameya ;
Alyandpour, Atila .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (10) :2306-2318
[4]  
Brandt B, 2014, ISSCC DIG TECH PAP I, V57, P390, DOI 10.1109/ISSCC.2014.6757483
[5]  
Chen CY, 2009, IEEE INT SOC CONF, P75
[6]   The analysis and improvement of a current-steering DACs dynamic SFDR - I: The cell-dependent delay differences [J].
Chen, T ;
Gielen, GGE .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (01) :3-15
[7]   The analysis and improvement of a current-steering DAC's dynamic SFDR-III: The output-dependent delay differences [J].
Chen, Tao ;
Gielen, Georges .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (02) :268-279
[8]  
Clara M, 2013, HIGH PERFORMANCE D A
[9]   A 1.5-V 14-bit 100-MS/s self-calibrated DAC [J].
Cong, YH ;
Geiger, RL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) :2051-2060
[10]   A 10-bit DC-20-GHz Multiple-Return-to-Zero DAC With >48-dB SFDR [J].
Duncan, Lucas ;
Dupaix, Brian ;
Mccue, Jamin J. ;
Mathieu, Brandon ;
Larue, Matthew ;
Patel, Vipul J. ;
Teshome, Mesfin ;
Choe, Myung-Jun ;
Khalil, Waleed .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (12) :3262-3275