A 0.6-V Low-Power Variable-Gain LNA in 0.18-μm CMOS Technology

被引：20

作者：

Hsieh, Jian-Yu ^{[1
]}

Lin, Kuei-Yu ^{[1
]}

机构：

[1] Natl Ilan Univ, Dept Elect Engn, Yilan 260, Taiwan

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2020年 / 67卷 / 01期

关键词：

LNA; CMOS; variable gain; high linearity; low power consumption; LOW-NOISE AMPLIFIER;

D O I：

10.1109/TCSII.2019.2902301

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 0.6-V low-power variable-gain low-noise amplifier by using 0.18-mu m CMOS process has been proposed. By using a tunable negative-feedback capacitor technology, variable gain can be achieved. Moreover, forward body biasing, input feedback capacitor, current-reuse and multiple-gate topologies are utilized for realizing low power consumption, small chip area, and high linearity. The measured results show the power gain and input third-order intercept point ranges from 4 dB to 10 dB and 0 dBm, respectively at 2.8 GHz. The power consumption is 0.6 mW.

引用

页码：23 / 26

页数：4

共 18 条

[1]

Andersson S, 2005, NORCHIP 2005, PROCEEDINGS, P8

[2] Noise optimization of an inductively degenerated CMOS low noise amplifier [J].

Andreani, P ;

Sjöland, H .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (09) :835-841

[3] A 5.2-GHz LNA in 0.35-μm CMOS utilizing inter-stage series resonance and optimizing the substrate resistance [J].

Cha, CY ;

Lee, SG .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (04) :669-672

[4] A 2.17 dB NF, 5 GHz band monolithic CMOS LNA with 10 mW DC power consumption [J].

Chiu, HW ;

Lu, SS .

2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, :226-229

[5] MOST Moderate-Weak-Inversion Region as the Optimum Design Zone for CMOS 2.4-GHz CS-LNAs [J].

Fiorelli, Rafaella ;

Silveira, Fernando ;

Peralias, Eduardo .

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2014, 62 (03) :556-566

[6] Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors [J].

Kim, TW ;

Kim, B ;

Lee, K .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (01) :223-229

[7] A 60 GHz Cascode Variable-Gain Low-Noise Amplifier With Phase Compensation in a 0.13 μm CMOS Technology [J].

Kim, Youngmin ;

Kwon, Youngwoo .

IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2012, 22 (07) :372-374

[8]

Lee H, 2006, IEEE RAD FREQ INTEGR, P494

[9] A 2.4 GHz Ultra-Low-Power Current-Reuse CG-LNA With Active Gm-Boosting Technique [J].

Li, Zhiqun ;

Wang, Zengqi ;

Zhang, Meng ;

Chen, Liang ;

Wu, Chenjian ;

Wang, Zhigong .

IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2014, 24 (05) :348-350

[10] Noise modeling for RF CMOS circuit simulation [J].

Scholten, AJ ;

Tiemeijer, LF ;

van Langevelde, R ;

Havens, RJ ;

Zegers-van Duijnhoven, ATA ;

Venezia, VC .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (03) :618-632

← 1 2 →