Reconfigurable hardware implementation of the improved triple DES based on genetic algorithm

被引:0
|
作者
Wang, Li [1 ]
Wang, Youren [1 ]
Yao, Rui [1 ]
机构
[1] Nanjing Univ Aeronaut & Astronaut, Coll Automat & Engn, Nanjing 210015, Peoples R China
关键词
triple DES; reconfigurable hardware; genetic algorithm; key; FPGA;
D O I
暂无
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
Triple DES is widely used in various cryptographic applications and wireless protocol security layers. This paper analyzes the DES and triple DES algorithms, proposes a design approach of reconfigurable triple DES system based on reconfigurable hardware; and develops a method of key generation with the genetic algorithm which uses 64 bits key to realize triple DES algorithm. The reconfigurable triple DES system has been implemented on Virtex-E FPGA. The result proves that the reconfigurable triple DES easily realizes, holds less hardware resource, has higher security level. Weak keys and semiweak keys can also be used in this reconfigurable triple DES system.
引用
收藏
页码:569 / 573
页数:5
相关论文
共 50 条
  • [41] Neuron implementation using reconfigurable hardware
    Sofron, Emil
    Serban, Gheorghe
    Bostan, Ionel
    Ionescu, Laurentiu
    Ionescu, Valeriu
    Mazare, Alin
    PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON OPTIMIZATION OF ELECTRICAL AND ELECTRONIC EQUIPMENT, VOL III: INDUSTRIAL AUTOMATION AND CONTROL, 2004, : 189 - 192
  • [42] An Improved Montgomery Modular Multiplication Algorithm and Its Hardware Implementation
    Ren S.
    Wang H.
    Hao Y.
    Xue C.
    Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2024, 44 (03): : 306 - 311
  • [43] FPGA based hardware implementation of Bat Algorithm
    Ben Ameur, Mohamed Sadok
    Sakly, Anis
    APPLIED SOFT COMPUTING, 2017, 58 : 378 - 387
  • [44] Hardware/Software Partitioning Algorithm Based on Genetic Algorithm
    Li, Guoshuai
    Feng, Jinfu
    Hu, Junhua
    Wang, Cong
    Qi, Duo
    JOURNAL OF COMPUTERS, 2014, 9 (06) : 1309 - 1315
  • [45] Hardware Implementation of Genetic Algorithm for Epileptic Seizure Detection and Prediction
    Thorbole, Pradip S.
    Kalbhor, Shirish D.
    Harpale, Varsha K.
    Bairagi, V. K.
    2017 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION, CONTROL AND AUTOMATION (ICCUBEA), 2017,
  • [46] An implementation of compact genetic algorithm on FPGA for extrinsic evolvable hardware
    Oliveira, Tiago Carvalho
    Pilla Junior, Valfredo
    2008 4TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2008, : 187 - 190
  • [47] An efficient crossover architecture for hardware parallel implementation of genetic algorithm
    Faraji, Rasoul
    Naji, Hamid Reza
    NEUROCOMPUTING, 2014, 128 : 316 - 327
  • [48] A reconfigurable hardware unit for the HMAC algorithm
    Khan, E
    El-Kharashi, MW
    Gebali, F
    Abd-El-Barr, M
    ENABLING TECHNOLOGIES FOR THE NEW KNOWLEDGE SOCIETY, 2005, : 861 - 874
  • [49] Hardware implementation of new irradiance equalization algorithm for reconfigurable PV architecture on a FPGA platform
    Bouselham, L.
    Hajji, B.
    Mellit, A.
    Rabhi, A.
    Kassmi, K.
    2019 INTERNATIONAL CONFERENCE ON WIRELESS TECHNOLOGIES, EMBEDDED AND INTELLIGENT SYSTEMS (WITS), 2019,
  • [50] Design and Implementation of Hardware Trojan Detection Algorithm for Coarse-grained Reconfigurable Arrays
    Yan Yingjian
    Liu Min
    Qiu Zhaoyang
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2019, 41 (05) : 1257 - 1264