A Floorplanning Algorithm for Novel Three-dimensional Nano Integrated Circuits

被引：0
|
作者：
Luo, Rong [1 ]
Zhang, Xi [1 ]
Shi, Shengqing [1 ]
Sun, Peng [1 ]
机构：
[1] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China
来源：
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS | 2010年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
A floorplanning algorithm for novel carbon nanotube based three-dimensional integrated circuits is proposed. It is based on ant colony algorithm. The proposed algorithm can optimize the area and area-delay for the single device layer in the three-dimensional integrated circuits, and then optimize the whole 3D IC's area and delay. After the optimization, the performance can improve about 15%.
引用
收藏
页码：857 / 860
页数：4
相关论文
共 50 条
  • [31] Thermal Considerations for Monolithic Integration of Three-Dimensional Integrated Circuits
    Henning, A. K.
    Rajendran, B.
    Cronquist, B.
    Or-Bach, Z.
    2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,
  • [32] Special Issue on Testing of Three-Dimensional Stacked Integrated Circuits
    Agrawal, Vishwani D.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (01): : 1 - 1
  • [33] InP-based three-dimensional photonic integrated circuits
    Tsou, D
    Zaytsev, S
    Pauchard, A
    Hummel, S
    Lo, YH
    ADVANCES IN MICROELECTRONIC DEVICE TECHNOLOGY, 2001, 4600 : 10 - 13
  • [34] Addressing Aging Issues in Heterogeneous Three-Dimensional Integrated Circuits
    Ma, Yu
    Jia, Dingcheng
    Gao, Wei
    Zhou, Pingqiang
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [35] Thermal Via Structural Design in Three-Dimensional Integrated Circuits
    Hwang, Leslie
    Lin, Kevin L.
    Wong, Martin D. F.
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 103 - 108
  • [36] Charged Device Model Reliability of Three-Dimensional Integrated Circuits
    Shukla, Vrashank
    Rosenbaum, Elyse
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (04) : 559 - 566
  • [37] Substrate Integrated Waveguide Directional Couplers for Compact Three-Dimensional Integrated Circuits
    Doghri, Ali
    Djerafi, Tarek
    Ghiotto, Anthony
    Wu, Ke
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2015, 63 (01) : 209 - 219
  • [38] A Legalization Algorithm for Multi-Tier Gate-Level Monolithic Three-Dimensional Integrated Circuits
    Chen, Yiting
    Kim, Dae Hyun
    PROCEEDINGS OF THE EIGHTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2017, : 277 - 282
  • [39] Fast power density aware three-dimensional integrated circuit floorplanning for hard macroblocks using best operator combination genetic algorithm
    Meitei, Naorem Yaipharenba
    Baishnab, Krishna Lal
    Trivedi, Gaurav
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (10) : 4879 - 4896
  • [40] Study on Si-SiGe three-dimensional CMOS integrated circuits
    Hu, Huiyong
    Zhang, Heming
    Jia, Xinzhang
    Dai, Xianying
    Xuan, Rongxi
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2007, 28 (05): : 681 - 685
12345