A Floorplanning Algorithm for Novel Three-dimensional Nano Integrated Circuits

被引：0
|
作者：
Luo, Rong [1 ]
Zhang, Xi [1 ]
Shi, Shengqing [1 ]
Sun, Peng [1 ]
机构：
[1] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China
来源：
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS | 2010年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
A floorplanning algorithm for novel carbon nanotube based three-dimensional integrated circuits is proposed. It is based on ant colony algorithm. The proposed algorithm can optimize the area and area-delay for the single device layer in the three-dimensional integrated circuits, and then optimize the whole 3D IC's area and delay. After the optimization, the performance can improve about 15%.
引用
收藏
页码：857 / 860
页数：4
相关论文
共 50 条
  • [21] Multiwafer vertical interconnects for three-dimensional integrated circuits
    Lahiji, Rosa R.
    Herrick, Katherine J.
    Lee, Yongshik
    Margomenos, Alexandros
    Mohammadi, Saeed
    Katehi, Linda P. B.
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2006, 54 (06) : 2699 - 2706
  • [22] Review and Projections of Integrated Cooling Systems for Three-Dimensional Integrated Circuits
    Kandlikar, Satish G.
    JOURNAL OF ELECTRONIC PACKAGING, 2014, 136 (02)
  • [23] A Multilevel Multilayer Partitioning Algorithm for Three Dimensional Integrated Circuits
    Hu, Yu Cheng
    Chung, Yin Lin
    Chi, Mely Chen
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 483 - 487
  • [24] Special Issue "Building Three-Dimensional Integrated Circuits and Microsystems"
    Zhu, Zhiyuan
    Zhang, Sixiang
    Ma, Shenglin
    Liu, Ziyu
    PROCESSES, 2023, 11 (03)
  • [25] Monolithic Three-Dimensional Integrated Circuits: Process and Design Implications
    Geng, Hui
    Maresca, Luke
    Cronquist, Brian
    Or-Bach, Zvi
    Shi, Yiyu
    INTERNATIONAL SYMPOSIUM ON FUNCTIONAL DIVERSIFICATION OF SEMICONDUCTOR ELECTRONICS 2 (MORE-THAN-MOORE 2), 2014, 61 (06): : 3 - 10
  • [26] "Green" On-chip Inductors in Three-Dimensional Integrated Circuits
    Tida, Umamaheswara Rao
    Mittapalli, Varun
    Zhuo, Cheng
    Shi, Yiyu
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 572 - 577
  • [27] Integration schemes and enabling technologies for three-dimensional integrated circuits
    Chen, K. N.
    Tan, C. S.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2011, 5 (03): : 160 - 168
  • [28] Architectural Benefits and Design Challenges for Three-dimensional Integrated Circuits
    Xie, Jing
    Zhao, Jishen
    Dong, Xiangyu
    Xie, Yuan
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 540 - 543
  • [29] Routing Complexity Minimization of Monolithic Three-Dimensional Integrated Circuits
    Lin, Sheng-En
    Kim, Dae Hyun
    PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 329 - 334
  • [30] Fast, automated thermal simulation of three-dimensional integrated circuits
    Wilkerson, P
    Raman, A
    Turowski, M
    ITHERM 2004, VOL 1, 2004, : 706 - 713
12345