IMPLEMENTATION OF MATCH FILTERS AS IP CORE FOR SONAR APPLICATIONS

被引:0
|
作者
Karabalkan, Melike Atay [1 ]
Oner, Mehmet [1 ]
机构
[1] ODTU TEKNOKENT, Koc Bilgi & Savunma Teknol, Ankara, Turkey
来源
2015 23RD SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU) | 2015年
关键词
FPGA; Match Filtering; Sonar; IP Core;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Matched Filtering is an important part of the radar and sonar systems. Implementation of match filtering in time or frequency domain can be more advantageous due to bandwidth constraints. Another important part in match filtering is unwanted sidelobes. These sidelobes can be detected as a main part of another signal and it can be misleading. In literature, lots of methods have been proposed to reduce sidelobes. Each method has advantages and disadvantages regarding resource usage and speed. In this work, match filtering is implemented in time and frequency domain and then sidelobe reduction techniques are examined. Due to the results the sidelobe reduction methods are added to the filter implementation. Then match filter is implemented as customizable and parametric soft IP core. This IP Core makes easy to implement the match filter in any configuration.
引用
收藏
页码:887 / 890
页数:4
相关论文
共 50 条
  • [31] Efficient implementation of AES IP
    Huang, Yu-Jung
    Lin, Yang-Shih
    Hung, Kuang-Yu
    Lin, Kuo-Chen
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1418 - +
  • [32] Sonar for Engineering The use of high resolution sonar for project planning for subsea applications
    Florence, Ian
    Kristensen, Jan Haug
    Wallace, Craig
    2013 IEEE/OES ACOUSTICS IN UNDERWATER GEOSCIENCES SYMPOSIUM (RIO ACOUSTICS 2013), 2013,
  • [33] Design of paper defect extraction IP core based on FPGA
    Dang Hongshe
    Wang Li
    APPLIED SCIENCE, MATERIALS SCIENCE AND INFORMATION TECHNOLOGIES IN INDUSTRY, 2014, 513-517 : 435 - 438
  • [34] A LOFAR and Beamforming Implementation in a FPGA for a Digital Passive SONAR
    Castellanos, Luis
    Aguilar, Josue
    Alvarado, Miguel
    2016 13TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2016,
  • [35] IP Core for Cache and Memory Thrashing
    Dobes, Michal
    Zaykov, Pavel
    Miller, Larry
    Badin, Pavel
    Varadarajan, Srivatsan
    2022 IEEE 28TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2022), 2022, : 41 - 50
  • [36] IP Core for AES256 and TDES algorithms with AXI Interface
    Rakanovic, Damjan
    Struharik, Rastislav
    2016 24TH TELECOMMUNICATIONS FORUM (TELFOR), 2016, : 621 - 624
  • [37] SEE Detection and Mitigation Strategy for GNSS Coprocessor IP-Core
    Gabriel Diaz, Juan
    Gonzalo Garcia, Javier
    2021 IEEE URUCON, 2021, : 213 - 216
  • [38] 32-bit Datapath AES IP Core Based on FPGA
    Tang, Hongwei
    INDUSTRIAL INSTRUMENTATION AND CONTROL SYSTEMS II, PTS 1-3, 2013, 336-338 : 1848 - 1851
  • [39] Tonpilz Transducer Array for Wideband Sonar Applications
    Kurusingal, Valsala
    2019 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS), 2019, : 1750 - 1752
  • [40] Design and Realization of Image Acquisition IP Core Based on Avalon Bus
    Wu, Lushen
    Ding, Wenkai
    PROCEEDINGS OF 2009 INTERNATIONAL WORKSHOP ON INFORMATION SECURITY AND APPLICATION, 2009, : 31 - 34