IMPLEMENTATION OF MATCH FILTERS AS IP CORE FOR SONAR APPLICATIONS

被引:0
|
作者
Karabalkan, Melike Atay [1 ]
Oner, Mehmet [1 ]
机构
[1] ODTU TEKNOKENT, Koc Bilgi & Savunma Teknol, Ankara, Turkey
来源
2015 23RD SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU) | 2015年
关键词
FPGA; Match Filtering; Sonar; IP Core;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Matched Filtering is an important part of the radar and sonar systems. Implementation of match filtering in time or frequency domain can be more advantageous due to bandwidth constraints. Another important part in match filtering is unwanted sidelobes. These sidelobes can be detected as a main part of another signal and it can be misleading. In literature, lots of methods have been proposed to reduce sidelobes. Each method has advantages and disadvantages regarding resource usage and speed. In this work, match filtering is implemented in time and frequency domain and then sidelobe reduction techniques are examined. Due to the results the sidelobe reduction methods are added to the filter implementation. Then match filter is implemented as customizable and parametric soft IP core. This IP Core makes easy to implement the match filter in any configuration.
引用
收藏
页码:887 / 890
页数:4
相关论文
共 50 条
  • [21] Implementation of Ethernet MAC IP Core in the Development of AFDX End System Card
    Kumar, N. Dinesh
    Vardhini, P. A. Harsha
    PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICCS), 2019, : 593 - 596
  • [22] Customizable FPGA IP Core Implementation of a General-Purpose Genetic Algorithm Engine
    Fernando, Pradeep R.
    Katkoori, Srinivas
    Keymeulen, Didier
    Zebulum, Ricardo
    Stoica, Adrian
    IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2010, 14 (01) : 133 - 149
  • [23] SoC implementation of three phase BLDC motor using Microblaze Soft IP core
    Suneeta
    Srinivasan, R.
    RamSagar
    2017 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATIONS AND ELECTRONICS (COMPTELIX), 2017, : 360 - 364
  • [24] Design and Implementation of a Dual-IP Core UAV Flight Control System Based on Qsys
    Zhang, Kun
    Bi, Fang Hong
    Li, Ke Li
    Liang, Ying
    Yang, Jun
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON MECHATRONICS AND INTELLIGENT ROBOTICS (ICMIR-2019), 2020, 166 : 180 - 186
  • [25] IP Core Based Hardware Implementation of Multi-layer Perceptrons on FPGAs: A Parallel Approach
    Li, Xiaojun
    Li, Lin
    MATERIALS SCIENCE AND INFORMATION TECHNOLOGY, PTS 1-8, 2012, 433-440 : 5647 - 5653
  • [26] Design of SDRAM Controller IP Core Based on FPGA
    Chen, Yonggang
    Li, Yawen
    Zhang, Caizhen
    PROCEEDINGS OF THE 2016 5TH INTERNATIONAL CONFERENCE ON ENVIRONMENT, MATERIALS, CHEMISTRY AND POWER ELECTRONICS, 2016, 84 : 803 - 808
  • [27] Implementation of a basic Sonar of Echolocation for Education in Telecommunications
    Criollo-Sanchez, Fredy
    Rodriguez-Villarreal, Kevin
    Mosquera-Sanchez, Cristian
    Medina-Alvarez, Marco
    Chavarry-Polanco, Danny
    Alvarado-Diaz, Witman
    Meneses-Claudio, Brian
    Roman-Gonzalez, Avid
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2018, 9 (11) : 46 - 49
  • [28] Laboratory implementation of a synthetic aperture imaging sonar
    Inggs, MR
    Kerrigan, EC
    COMSIG '97 - PROCEEDINGS OF THE 1997 SOUTH AFRICAN SYMPOSIUM ON COMMUNICATIONS AND SIGNAL PROCESSING, 1997, : 89 - 94
  • [29] A RISC CPU IP Core
    Ye, Pizhou
    Ling, Chaodong
    2008 2ND INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION, 2008, : 356 - 359
  • [30] Flow noise in planar sonar applications
    Henke, Christian
    JOURNAL OF FLUIDS AND STRUCTURES, 2018, 78 : 263 - 276