IMPLEMENTATION OF MATCH FILTERS AS IP CORE FOR SONAR APPLICATIONS

被引:0
作者
Karabalkan, Melike Atay [1 ]
Oner, Mehmet [1 ]
机构
[1] ODTU TEKNOKENT, Koc Bilgi & Savunma Teknol, Ankara, Turkey
来源
2015 23RD SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU) | 2015年
关键词
FPGA; Match Filtering; Sonar; IP Core;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Matched Filtering is an important part of the radar and sonar systems. Implementation of match filtering in time or frequency domain can be more advantageous due to bandwidth constraints. Another important part in match filtering is unwanted sidelobes. These sidelobes can be detected as a main part of another signal and it can be misleading. In literature, lots of methods have been proposed to reduce sidelobes. Each method has advantages and disadvantages regarding resource usage and speed. In this work, match filtering is implemented in time and frequency domain and then sidelobe reduction techniques are examined. Due to the results the sidelobe reduction methods are added to the filter implementation. Then match filter is implemented as customizable and parametric soft IP core. This IP Core makes easy to implement the match filter in any configuration.
引用
收藏
页码:887 / 890
页数:4
相关论文
共 7 条
[1]  
Aktop O., 2005, THESIS
[2]  
Baldacci A., 2006, EUR SIGN PROC C
[3]  
Nutall A. H., 1981, IEEE T ACOUSTICS SPE, V29
[4]  
Orduyilmaz A, 2014, SIG PROCESS COMMUN, P1279, DOI 10.1109/SIU.2014.6830470
[5]  
Panda G., 2011, INT J ELECT COMMUN E, V4, P145
[6]  
Rajesvari K., 2007, P 7 WSEAS INT C MULT
[7]  
Richards M.A., 2005, Fundamentals of Radar Signal Processing