An Immune-Algorithm-Based Dead-Time Elimination PWM Control Strategy in a Single-Phase Inverter

被引:38
作者
Yuan, Jiaxin [1 ]
Zhao, Zhen [1 ]
Chen, Baichao [1 ]
Li, Cong [2 ]
Wang, Jin [2 ]
Tian, Cuihua [1 ]
Chen, Yaojun [1 ]
机构
[1] Wuhan Univ, Dept Elect Engn, Wuhan 430072, Hu Bei, Peoples R China
[2] Ohio State Univ, Dept Elect & Comp Engn, Columbus, OH 43210 USA
关键词
Dead-time elimination; harmonic optimization; immune algorithm (IA); three-level control strategy; COMPENSATION; CONVERTERS; REDUCTION; DRIVE;
D O I
10.1109/TPEL.2014.2347974
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, an immune algorithm (IA)-based dead-time elimination PWM control strategy is proposed. For existing dead-time elimination applications, one of the major problems is the dead-time control around the zero-current-crossing points. To deal with this problem, this paper proposes a different PWM control method which first restricts the control sequence to a specified level around the zero-crossing zone. Also, the proposed method can improve the current waveform quality by using the IA approach and three-level control strategy. Compared with conventional dead-time elimination methods, this technique has the features of simple hardware requirement and adaptive control. Moreover, this control strategy effectively eliminates the effect of dead-time, while at the same time significantly reducing the total harmonic distortion of output current and improving the amplitude of output RMS value in different modulation indexes and loads conditions. To verify the analysis, an experimental platform based on DSP and field-programmable gate array is built. The simulation and experimental results are given to demonstrate the effectiveness and feasibility of this new method.
引用
收藏
页码:3964 / 3975
页数:12
相关论文
共 23 条
  • [1] Attaianese C, 2005, IEEE T IND APPL, V41, P1667, DOI 10.1109/TIA.2005.957472
  • [2] IGBT and Diode Loss Estimation Under Hysteresis Switching
    Bazzi, Ali M.
    Krein, Philip T.
    Kimball, Jonathan W.
    Kepley, Kevin
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2012, 27 (03) : 1044 - 1048
  • [3] Dead-time elimination for voltage source inverters
    Chen, Lihua
    Peng, Fang Zheng
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (02) : 574 - 580
  • [4] A new switching strategy for pulse width modulation (PWM) power converters
    Cho, Kyu Min
    Oh, Won Seok
    Kim, Young Tae
    Kim, Hee Jun
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (01) : 330 - 337
  • [5] Choi J. S., 1999, P IEEE IAS ANN M, V4, P2188
  • [6] Implementation of a Four-Pole Dead-Time-Compensated Neutral-Point-Clamped Three-Phase Inverter With Low Common-Mode Voltage Output
    Cuzner, Robert M.
    Bendre, Ashish R.
    Faill, Peter J.
    Semenov, Boris
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2009, 45 (02) : 816 - 826
  • [7] Adaptive Dead-Time Compensation for Grid-Connected PWM Inverters of Single-Stage PV Systems
    Herran, Mario A.
    Fischer, Jonatan R.
    Alejandro Gonzalez, Sergio
    Judewicz, Marcos G.
    Carrica, Daniel O.
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2013, 28 (06) : 2816 - 2825
  • [8] Dead-time distortion in generalized selective harmonic control
    Khaligh, Alireza
    Wells, Jason R.
    Chapman, Patrick L.
    Krein, Philip T.
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (03) : 1511 - 1517
  • [9] On-line dead-time compensation method using disturbance observer
    Kim, HS
    Moon, HT
    Youn, MJ
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (06) : 1336 - 1345
  • [10] Compensation of dead-time effects based on adaptive harmonic filtering in the vector-controlled AC motor drives
    Kim, Sam-Young
    Park, Seung-Yub
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (03) : 1768 - 1777