We have fabricated strained SiGe vertical n-channel metal-oxide-semiconductor field-effect transistors (MOSFETs) by Ge ion implantation and solid phase epitaxy. No Si cap is needed in this process because Ge is implanted after gate oxide growth. The vertical MOSFETs are fabricated with a channel length below 0.2 mum without sophisticated lithography and the whole process is compatible with a regular complementary metal-oxide-semiconductor process. The drive current for these devices has been observed to be enhanced by 50% compared with Si control devices on the same wafer. Electron mobility enhancement in the out-of-plane direction for the strained SiGe layer was demonstrated in this study. (C) 2001 American Institute of Physics.
机构:
Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139, United States
IBM Semiconductor Research and Development Center (SRDC), Microelectronics Division, Hopewell Junction, NY 12533Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139, United States
Xia, Guangrui
Hoyt, Judy L.
论文数: 0引用数: 0
h-index: 0
机构:
Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139, United StatesMicrosystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139, United States
Hoyt, Judy L.
Canonico, Michael
论文数: 0引用数: 0
h-index: 0
机构:
Physical Analysis Laboratory Arizona (PALAZ), Freescale Semiconductor, Inc., Tempe, AZ 85284, United StatesMicrosystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139, United States