Dual cache architecture for low cost and high performance

被引:1
|
作者
Lee, JH [1 ]
Park, GH
Kim, SD
机构
[1] Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea
[2] Samsung Elect Co, Suwon, South Korea
关键词
memory hierarchy; dual data cache; temporal locality; spatial locality; prefetching;
D O I
10.4218/etrij.03.0303.0015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present a high performance cache structure with a hardware prefetching mechanism that enhances exploitation of spatial and temporal locality. Temporal locality is exploited by selectively moving small blocks into the direct-mapped cache after monitoring their activity in the spatial buffer. Spatial locality is enhanced by intelligently prefetching a neighboring block when a spatial buffer hit occurs. We show that the prefetch operation is highly accurate: over 90% of all prefetches generated are for blocks that are subsequently accessed. Our results show that the system enables the cache size to be reduced by a factor of four to eight relative to a conventional direct-mapped cache while maintaining similar performance.
引用
收藏
页码:275 / 287
页数:13
相关论文
共 50 条
  • [41] LOW COST HIGH PERFORMANCE ANALOG SWITCH
    PERI, R
    ELECTRONIC ENGINEER, 1969, 28 (04): : 78 - &
  • [42] LOW COST HIGH PERFORMANCE GENERATOR (LCHPG).
    Lieberman, A.R.
    Osmeyer, W.E.
    Hammel, T.E.
    Carpenter, R.T.
    1976, 2 SAE : 1591 - 1598
  • [43] A Novel Low Cost High Performance Synthesizer
    Poddar, Ajay K.
    Rohde, Ulrich L.
    2011 6TH EUROPEAN MICROWAVE INTEGRATED CIRCUIT CONFERENCE, 2011, : 200 - 203
  • [44] LOW COST HIGH PERFORMANCE PVC CLADDING
    不详
    RUBBER AND PLASTICS AGE, 1969, 50 (05): : 324 - &
  • [45] Low Power Single Bit Cache Memory Architecture
    Agrawal, Reeya
    Kumar, Manish
    MATERIALS TODAY-PROCEEDINGS, 2021, 46 : 5808 - 5816
  • [46] Dynamical reconfigurable cache architecture with low-power
    Chen, Liming
    Zou, Xuecheng
    Lei, Jianming
    Liu, Zhenglin
    Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition), 2008, 36 (09): : 29 - 32
  • [47] Way selecting cache architecture for low power consumption
    Cui, Changdong
    Ju, Dapeng
    Li, Zhaolin
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2007, 47 (01): : 116 - 118
  • [48] A Review : Complete Analysis of the Cache Architecture for Better Performance
    Lanka, Surekha
    Konjeti, Prem Chand
    Pinto, Colin A.
    2024 SECOND INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTING AND INFORMATICS, ICICI 2024, 2024, : 768 - 771
  • [49] A high-performance/low-power on-chip memory-path architecture with variable cache-line size
    Inoue, K
    Kai, K
    Murakami, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (11): : 1716 - 1723
  • [50] The cache injection/cofetch architecture: Initial performance evaluation
    Milutinovic, V
    Milenkovic, A
    Sheaffer, G
    MASCOTS '97 - FIFTH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, PROCEEDINGS, 1997, : 63 - 64