共 50 条
- [43] A Novel Low Cost High Performance Synthesizer 2011 6TH EUROPEAN MICROWAVE INTEGRATED CIRCUIT CONFERENCE, 2011, : 200 - 203
- [45] Low Power Single Bit Cache Memory Architecture MATERIALS TODAY-PROCEEDINGS, 2021, 46 : 5808 - 5816
- [46] Dynamical reconfigurable cache architecture with low-power Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition), 2008, 36 (09): : 29 - 32
- [47] Way selecting cache architecture for low power consumption Qinghua Daxue Xuebao/Journal of Tsinghua University, 2007, 47 (01): : 116 - 118
- [48] A Review : Complete Analysis of the Cache Architecture for Better Performance 2024 SECOND INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTING AND INFORMATICS, ICICI 2024, 2024, : 768 - 771
- [49] A high-performance/low-power on-chip memory-path architecture with variable cache-line size IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (11): : 1716 - 1723
- [50] The cache injection/cofetch architecture: Initial performance evaluation MASCOTS '97 - FIFTH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, PROCEEDINGS, 1997, : 63 - 64