Dual cache architecture for low cost and high performance

被引:1
|
作者
Lee, JH [1 ]
Park, GH
Kim, SD
机构
[1] Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea
[2] Samsung Elect Co, Suwon, South Korea
关键词
memory hierarchy; dual data cache; temporal locality; spatial locality; prefetching;
D O I
10.4218/etrij.03.0303.0015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present a high performance cache structure with a hardware prefetching mechanism that enhances exploitation of spatial and temporal locality. Temporal locality is exploited by selectively moving small blocks into the direct-mapped cache after monitoring their activity in the spatial buffer. Spatial locality is enhanced by intelligently prefetching a neighboring block when a spatial buffer hit occurs. We show that the prefetch operation is highly accurate: over 90% of all prefetches generated are for blocks that are subsequently accessed. Our results show that the system enables the cache size to be reduced by a factor of four to eight relative to a conventional direct-mapped cache while maintaining similar performance.
引用
收藏
页码:275 / 287
页数:13
相关论文
共 50 条
  • [31] An Efficient Method for Testing of L1 Cache Module in Tiled CMPs Architecture at Low Cost
    Shubhra, Mousumi Saha
    Sikdar, Biplab K.
    2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
  • [32] Low cost, high performance, high volume heatsinks
    Keller, K
    TWENTY SECOND IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, IEMT-EUROPE 1998: ELECTRONICS MANUFACTURING AND DEVELOPMENT FOR AUTOMOTIVES, 1998, : 113 - 118
  • [33] ACCURATE LOW-COST METHODS FOR PERFORMANCE EVALUATION OF CACHE MEMORY-SYSTEMS
    LAHA, S
    PATEL, JH
    IYER, RK
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (11) : 1325 - 1336
  • [34] Modified hotspot cache architecture: A low energy fast cache for embedded processors
    Ali, Kashif
    Aboelaze, Mokhtar
    Datta, Suprakash
    2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 35 - +
  • [35] A design of low leakage cache memory cell for high performance processors
    Gupta, Monica
    Gupta, Kirti
    Pandey, Neeta
    JOURNAL OF INFORMATION & OPTIMIZATION SCIENCES, 2019, 40 (02): : 279 - 290
  • [36] 3D GPU Architecture using Cache Stacking: Performance, Cost, Power and Thermal analysis
    Al Maashri, Ahmed
    Sun, Guangyu
    Dong, Xiangyu
    Narayanan, Vijay
    Xie, Yuan
    2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, : 254 - 259
  • [37] Giga-cache: A high performance opto-electronic memory architecture.
    Lukowicz, P
    CRITICAL TECHNOLOGIES FOR THE FUTURE OF COMPUTING, 2000, 4109 : 189 - 197
  • [38] A computer architecture providing high-performance and low-cost solutions for fast fMRI reconstruction
    Chao, H
    Goddard, I
    PHYSICS OF MEDICAL IMAGING, 1998, 3336 : 793 - 796
  • [39] Low cost, high performance RF substrates
    Santhanam, N
    1999 IEEE MTT-S SYMPOSIUM ON TECHNOLOGIES FOR WIRELESS APPLICATIONS DIGEST, 1999, : 65 - 69
  • [40] Low cost outside, high performance inside
    Lecklider, T
    EE-EVALUATION ENGINEERING, 2005, 44 (09): : 18 - +