Dual cache architecture for low cost and high performance

被引:1
|
作者
Lee, JH [1 ]
Park, GH
Kim, SD
机构
[1] Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea
[2] Samsung Elect Co, Suwon, South Korea
关键词
memory hierarchy; dual data cache; temporal locality; spatial locality; prefetching;
D O I
10.4218/etrij.03.0303.0015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present a high performance cache structure with a hardware prefetching mechanism that enhances exploitation of spatial and temporal locality. Temporal locality is exploited by selectively moving small blocks into the direct-mapped cache after monitoring their activity in the spatial buffer. Spatial locality is enhanced by intelligently prefetching a neighboring block when a spatial buffer hit occurs. We show that the prefetch operation is highly accurate: over 90% of all prefetches generated are for blocks that are subsequently accessed. Our results show that the system enables the cache size to be reduced by a factor of four to eight relative to a conventional direct-mapped cache while maintaining similar performance.
引用
收藏
页码:275 / 287
页数:13
相关论文
共 50 条
  • [21] 3D Implemented SRAM/DRAM Hybrid Cache Architecture for High-Performance and Low Power Consumption
    Inoue, Koji
    Hashiguchi, Shinya
    Ueno, Shinya
    Fukumoto, Naoto
    Murakami, Kazuaki
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [22] High-performance low cost inverse integer transform architecture for AVS video standard
    Li Y.-F.
    Wang Q.
    Fu Y.-Z.
    Journal of Shanghai Jiaotong University (Science), 2008, 13 (1) : 116 - 121
  • [23] A High-performance Low Cost Inverse Integer Transform Architecture for AVS Video Standard
    李宇飞
    王琴
    付宇卓
    JournalofShanghaiJiaotongUniversity, 2008, (01) : 116 - 121
  • [24] High performance dual-MAC DSP architecture
    Kolagotla, RK
    Fridman, J
    Aldrich, BC
    Hoffman, MM
    Anderson, WC
    Allen, MS
    Witt, DB
    Dunton, RR
    Booth, LA
    IEEE SIGNAL PROCESSING MAGAZINE, 2002, 19 (04) : 42 - 53
  • [25] Low-cost microarchitectural techniques for enhancing the prediction of return addresses on high-performance trace cache processors
    Shi, Yunhe
    Ozer, Emre
    Gregg, David
    COMPUTER AND INFORMATION SCIENCES - ISCIS 2006, PROCEEDINGS, 2006, 4263 : 248 - 257
  • [26] A Novel Cache Architecture with Enhanced Performance and Security
    Wang, Zhenghong
    Lee, Ruby B.
    2008 PROCEEDINGS OF THE 41ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE: MICRO-41, 2008, : 83 - 93
  • [27] Compiling for instruction cache performance on a multithreaded architecture
    Kumar, R
    Tullsen, DM
    35TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-35), PROCEEDINGS, 2002, : 419 - 429
  • [28] MOLAR: A Cost-Efficient, High-Performance Hybrid Storage Cache
    Liu, Yi
    Ge, Xiongzi
    Huang, Xiaoxia
    Du, David H. C.
    2013 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER), 2013,
  • [29] A Low-Cost High-Performance Dual-Band Diaphragm Circular Polarizer
    Zheng, Mengyao
    Qi, Jiaran
    2020 IEEE INTERNATIONAL SYMPOSIUM ON ANTENNAS AND PROPAGATION AND NORTH AMERICAN RADIO SCIENCE MEETING, 2020, : 1979 - 1980
  • [30] LOW-COST, DUAL-PORT RAM DESIGN DELIVERS HIGH-PERFORMANCE
    NAQVI, S
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1985, 30 (02): : 155 - &