共 50 条
- [21] 3D Implemented SRAM/DRAM Hybrid Cache Architecture for High-Performance and Low Power Consumption 2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
- [25] Low-cost microarchitectural techniques for enhancing the prediction of return addresses on high-performance trace cache processors COMPUTER AND INFORMATION SCIENCES - ISCIS 2006, PROCEEDINGS, 2006, 4263 : 248 - 257
- [26] A Novel Cache Architecture with Enhanced Performance and Security 2008 PROCEEDINGS OF THE 41ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE: MICRO-41, 2008, : 83 - 93
- [27] Compiling for instruction cache performance on a multithreaded architecture 35TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-35), PROCEEDINGS, 2002, : 419 - 429
- [28] MOLAR: A Cost-Efficient, High-Performance Hybrid Storage Cache 2013 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER), 2013,
- [29] A Low-Cost High-Performance Dual-Band Diaphragm Circular Polarizer 2020 IEEE INTERNATIONAL SYMPOSIUM ON ANTENNAS AND PROPAGATION AND NORTH AMERICAN RADIO SCIENCE MEETING, 2020, : 1979 - 1980
- [30] LOW-COST, DUAL-PORT RAM DESIGN DELIVERS HIGH-PERFORMANCE EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1985, 30 (02): : 155 - &