PATENT ISSUES OF EMBEDDED FAN-OUT WAFER/PANEL LEVEL PACKAGING

被引：0
|
作者：
Lau, John H. [1 ]
机构：
[1] ASM Pacific Technol, Hong Kong, Hong Kong, Peoples R China
来源：
2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC) | 2016年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this study, the patent issues of embedded fan-out wafer/panel level packaging will be investigated. Emphasis will be placed on the claims of the granted patents and the range of things which might be covered under the patents. Depending on the redistribution-layer line width/spacing, the material, process, equipment, and application of fan-out wafer/panel level packaging are examined and some recommendations are made.
引用
收藏
页数：7
相关论文
共 50 条
  • [31] Fan-Out Wafer Level Packaging: Breakthrough advantages and surmountable challenges
    Butler, David
    SOLID STATE TECHNOLOGY, 2016, 59 (05) : 22 - 24
  • [32] Fan-out Wafer Level Packaging of GaN Components for RF Applications
    Braun, Tanja
    Nguyen, Thanh Duy
    Voges, Steve
    Wohrmann, Markus
    Gerhardt, Robert
    Becker, Karl-Friedrich
    Ndip, Ivan
    Freimund, Damian
    Schneider-Ramelow, Martin
    Lang, Klaus-Dieter
    Schwantuschke, Dirk
    Ture, Erdin
    Pretl, Michael
    Engels, Sven
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 7 - 13
  • [33] Development of compression molding process for Fan-Out wafer level packaging
    Julien, Bertheau
    Fabrice, Duval F. C.
    Tadashi, Kubota
    Pieter, Bex
    Koen, Kennes
    Alain, Phommahaxay
    Arnita, Podpod
    Eric, Beyne
    Andy, Miller
    Gerald, Beyer
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1965 - 1972
  • [34] EXPOSED DIE FAN-OUT WAFER LEVEL PACKAGING BY TRANSFER MOLDING
    Kersjes, S. H. M.
    Zijl, J. L. J.
    de Jong, N.
    Wensink, H.
    2018 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2018,
  • [35] Warpage and Thermal Characterization of Fan-Out Wafer-Level Packaging
    Lau, John H.
    Li, Ming
    Tian, Dewen
    Fan, Nelson
    Kuah, Eric
    Kai, Wu
    Li, Margie
    Hao, J.
    Cheung, Yiu Ming
    Li, Zhang
    Tan, Kim Hwee
    Beica, Rozalia
    Taylor, Thomas
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Yu-Hua
    Lim, Sze Pei
    Lee, Ning Cheng
    Ran, Jiang
    Xi, Cao
    Wee, Koh Sau
    Yong, Qingxiang
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (10): : 1729 - 1738
  • [36] Fine Pitch Circuit Pattern Inspection Capability Study for Fan-out Wafer/Panel Level Packaging
    Xue, Feng
    Zou, Zhihua
    Reynolds, Charles
    Wassick, Tom
    Pomerantz, Glenn
    Santos, Anna Lucy
    Tang, Neil
    Lin, Alison Yu-Ting
    Huang, Jing-Sian
    Tsuriya, Masahiro
    2022 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2022), 2022, : 1 - 2
  • [37] Die Shift Assessment of Reconstituted Wafer for Fan-Out Wafer-Level Packaging
    Cheng, Hsien-Chie
    Chung, Chia-Heng
    Chen, Wen-Hwa
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (01) : 136 - 145
  • [38] ESD Protection Design for Fan-Out Panel-Level Packaging
    Lin, Chun-Yu
    Hsieh, Chia-You
    Dai, Zih-Jyun
    Lai, Yu-Hsuan
    2022 INTERNATIONAL EOS/ESD SYMPOSIUM ON DESIGN AND SYSTEM (IEDS), 2022,
  • [39] Evaluation of Materials for Fan-Out Panel Level Packaging (FOPLP) Applications
    Sekhar, Vasarla Nagendra
    Rao, Vempati Srinivasa
    Yamamoto, Kazunori
    Fujinaga, Tetsushi
    Jono, Koichi
    Matsui, Hiroshi
    Yoshiteru, Takaya
    Yukio, Horiguchi
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 93 - 97
  • [40] Process Flow and Cost Modelling for Fan-Out Panel Level Packaging
    Billaud, Mathilde
    Zedel, Marines
    Stobbe, Lutz
    Braun, Tanja
    Nissen, Nils
    Lang, Klaus-Dieter
    2019 22ND EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE & EXHIBITION (EMPC), 2019,
12345