PATENT ISSUES OF EMBEDDED FAN-OUT WAFER/PANEL LEVEL PACKAGING

被引：0
|
作者：
Lau, John H. [1 ]
机构：
[1] ASM Pacific Technol, Hong Kong, Hong Kong, Peoples R China
来源：
2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC) | 2016年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this study, the patent issues of embedded fan-out wafer/panel level packaging will be investigated. Emphasis will be placed on the claims of the granted patents and the range of things which might be covered under the patents. Depending on the redistribution-layer line width/spacing, the material, process, equipment, and application of fan-out wafer/panel level packaging are examined and some recommendations are made.
引用
收藏
页数：7
相关论文
共 50 条
  • [21] One Micron Redistribution for Fan-Out Wafer Level Packaging
    Flack, Warren W.
    Hsieh, Robert
    Ha-Ai Nguyen
    Slabbekoorn, John
    Lorant, Christophe
    Miller, Andy
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [22] Study on Process Induced Wafer Level Warpage of Fan-Out Wafer Level Packaging
    Che, F. X.
    Ho, David
    Ding, Mian Zhi
    MinWoo, Daniel Rhee
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1879 - 1885
  • [23] Warpage simulation for the reconstituted wafer used in fan-out wafer level packaging
    Chiu, Tz-Cheng
    Yeh, En-Yu
    MICROELECTRONICS RELIABILITY, 2018, 80 : 14 - 23
  • [24] Warpage Characterization of Molded Wafer for Fan-Out Wafer-Level Packaging
    Cheng, Hsien-Chie
    Liu, Yan-Cheng
    JOURNAL OF ELECTRONIC PACKAGING, 2020, 142 (01)
  • [25] Development of Advanced Fan-out Wafer Level Package (embedded Wafer Level BGA)
    Jin, Yonggang
    Teysseyre, Jerome
    Liu, Anandan Ramasy Yun
    Goh, George
    Yoon, S. W.
    2012 35TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM (IEMT), 2012,
  • [26] Fan-Out Panel-Level PCB-Embedded SiC Power MOSFETs Packaging
    Hou, Fengze
    Wang, Wenbo
    Ma, Rui
    Li, Yonghao
    Han, Zhonglin
    Su, Meiying
    Li, Jun
    Yu, Zhongyao
    Song, Yang
    Wang, Qidong
    Chen, Min
    Cao, Liqiang
    Zhang, Guoqi
    Ferreira, Braham
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2020, 8 (01) : 367 - 380
  • [27] High density fan-out panel level packaging of multiple dies embedded in IC substrates
    Schein, Friedrich-Leonhard
    Kahle, Ruben
    Kunz, Marc
    Ostmann, Andreas
    2019 22ND EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE & EXHIBITION (EMPC), 2019,
  • [28] Warpage and Thermal Characterization of Fan-out Wafer-Level Packaging
    Lau, John
    Li, Ming
    Tian, DeWen
    Fan, Nelson
    Kuah, Eric
    Kai, Wu
    Li, Margie
    Hao, JiYuen
    Cheung, Ken
    Li, Zhang
    Tan, Kim Hwee
    Beica, Rozalia
    Ko, Cheng-Ta
    Chen, Yu-Hua
    Lim, Sze Pei
    Lee, Ning Cheng
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 595 - 602
  • [29] Molding Compound Effects on Warpage of Fan-out Wafer Level Packaging
    Liu, Yan-Cheng
    Cheng, Hsien-Chie
    Wu, Zong-Da
    2018 20TH INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING (EMAP), 2018,
  • [30] Opportunities of Fan-out Wafer Level Packaging (FOWLP) for RF Applications
    Braun, T.
    Toepper, M.
    Becker, K. -F.
    Wilke, M.
    Huhn, M.
    Maass, U.
    Ndip, I.
    Aschenbrenner, R.
    Lang, K. -D.
    2016 IEEE 16TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2016, : 35 - 37
12345