Partial verification of software components: Heuristics for environment construction

被引:0
|
作者
Parizek, Pavel [1 ]
Plasil, Frantisek [1 ,2 ]
机构
[1] Charles Univ Prague, Fac Math & Phys, Dept Software Engn, Malostranske Namesti 25, Prague 11800 1, Czech Republic
[2] Acad Sci Czech Republic, Inst Comp Sci, Prague, Czech Republic
来源
SEAA 2007: 33RD EUROMICRO CONFERENCE ON SOFTWARE ENGINEERING AND ADVANCED APPLICATIONS, PROCEEDINGS | 2007年
关键词
software components; model checking; concurrency errors; !text type='java']java[!/text] pathfinder; static analysis;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Code model checking of software components suffers from the well-known problem of state explosion when applied to highly parallel components, despite the fact that a single component typically comprises a smaller state space than the whole system. We present a technique that mitigates the problem of state explosion in code checking of primitive components with the Java PathFinder in case the checked property is absence of concurrency errors. The key idea is to reduce parallelism in the calling protocol oil the basis of the information provided by static analysis searching for concurrency-related patterns in the component code; by a heuristic, some of the pattern instances are denoted as "suspicious". Then, the environment (needed to be available since Java PathFinder checks only complete programs) is gene rated from a reduced calling protocol so that it exercises in parallel only those parts of the component's code that likely contain concurrency errors.
引用
收藏
页码:75 / +
页数:2
相关论文
共 50 条
  • [41] Verification Framework for Software-Defined Networking
    Kang, Miyoung
    Cho, Jong Jin
    2022 24TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY (ICACT): ARITIFLCIAL INTELLIGENCE TECHNOLOGIES TOWARD CYBERSECURITY, 2022, : 518 - 523
  • [42] Model Verification of Dynamic Software Product Lines
    Santos, Ismayle S.
    Rocha, Lincoln S.
    Santos Neto, Pedro A.
    Andrade, Rossana M. C.
    THIRTIETH BRAZILIAN SYMPOSIUM ON SOFTWARE ENGINEERING (SBES 2016), 2016, : 113 - 122
  • [43] An Integrated Approach to High Integrity Software Verification
    Andrew Ireland
    Bill J. Ellis
    Andrew Cook
    Roderick Chapman
    Janet Barnes
    Journal of Automated Reasoning, 2006, 36 : 379 - 410
  • [44] Challenges of software verification: the past, the present, the future
    Ferrara, Pietro
    Arceri, Vincenzo
    Cortesi, Agostino
    INTERNATIONAL JOURNAL ON SOFTWARE TOOLS FOR TECHNOLOGY TRANSFER, 2024, 26 (04) : 421 - 430
  • [45] Scalable Security Verification of Software at Compile Time
    Tlili, Syrine
    Fernandez, Jose M.
    Belghith, Abdelfettah
    Dridi, Bilel
    Hidouri, Soufien
    2014 14TH IEEE INTERNATIONAL WORKING CONFERENCE ON SOURCE CODE ANALYSIS AND MANIPULATION (SCAM 2014), 2014, : 115 - 124
  • [47] An open software architecture for the verification of industrial controllers
    Treseler, H
    Stursberg, O
    Chung, PWH
    Yang, S
    JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2001, 7 (01) : 37 - 53
  • [48] Optimization of Lyapunov Invariants in Verification of Software Systems
    Roozbehani, Mardavij
    Megretski, Alexandre
    Feron, Eric
    IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 2013, 58 (03) : 696 - 711
  • [49] Abstraction and Idealization in the Formal Verification of Software Systems
    Nicola Angius
    Minds and Machines, 2013, 23 : 211 - 226
  • [50] STAMP-based Software Safety Verification
    Zhang Hong
    Li Xiaoxun
    PROCEEDINGS OF 2009 INTERNATIONAL SYMPOSIUM ON AIRCRAFT AIRWORTHINESS, 2009, : 479 - 483