Partial verification of software components: Heuristics for environment construction

被引:0
|
作者
Parizek, Pavel [1 ]
Plasil, Frantisek [1 ,2 ]
机构
[1] Charles Univ Prague, Fac Math & Phys, Dept Software Engn, Malostranske Namesti 25, Prague 11800 1, Czech Republic
[2] Acad Sci Czech Republic, Inst Comp Sci, Prague, Czech Republic
来源
SEAA 2007: 33RD EUROMICRO CONFERENCE ON SOFTWARE ENGINEERING AND ADVANCED APPLICATIONS, PROCEEDINGS | 2007年
关键词
software components; model checking; concurrency errors; !text type='java']java[!/text] pathfinder; static analysis;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Code model checking of software components suffers from the well-known problem of state explosion when applied to highly parallel components, despite the fact that a single component typically comprises a smaller state space than the whole system. We present a technique that mitigates the problem of state explosion in code checking of primitive components with the Java PathFinder in case the checked property is absence of concurrency errors. The key idea is to reduce parallelism in the calling protocol oil the basis of the information provided by static analysis searching for concurrency-related patterns in the component code; by a heuristic, some of the pattern instances are denoted as "suspicious". Then, the environment (needed to be available since Java PathFinder checks only complete programs) is gene rated from a reduced calling protocol so that it exercises in parallel only those parts of the component's code that likely contain concurrency errors.
引用
收藏
页码:75 / +
页数:2
相关论文
共 50 条
  • [21] Experimental Evaluation of Verification and Validation Tools on Martian Rover Software
    Guillaume Brat
    Doron Drusinsky
    Dimitra Giannakopoulou
    Allen Goldberg
    Klaus Havelund
    Mike Lowry
    Corina Pasareanu
    Arnaud Venet
    Willem Visser
    Rich Washington
    Formal Methods in System Design, 2004, 25 : 167 - 198
  • [22] On Construction and Verification of PLC Programs
    Kuzmin, E. V.
    Sokolov, V. A.
    AUTOMATIC CONTROL AND COMPUTER SCIENCES, 2013, 47 (07) : 443 - 451
  • [23] Optimized Hybrid Verification of Embedded Software
    Behrend, Joeorg
    Gruenhage, Alexander
    Schroeder, Douglas
    Lettnin, Djones
    Ruf, Juergen
    Kropf, Thomas
    Rosenstiel, Wolfgang
    2014 15TH LATIN AMERICAN TEST WORKSHOP - LATW, 2014,
  • [24] Hardware Verification using Software Analyzers
    Mukherjee, Rajdeep
    Kroening, Daniel
    Melham, Torn
    2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 7 - 12
  • [25] Disjunctive image computation for software verification
    Wang, Chao
    Yang, Zijiang
    Ivancic, Franjo
    Gupta, Aarti
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2007, 12 (02)
  • [26] Combining Software and Hardware Verification Techniques
    Robert P. Kurshan
    Vladimir Levin
    Marius Minea
    Doron Peled
    Hüsnü Yenigün
    Formal Methods in System Design, 2002, 21 : 251 - 280
  • [27] Combining software and hardware verification techniques
    Kurshan, RP
    Levin, V
    Minea, M
    Peled, D
    Yenigün, H
    FORMAL METHODS IN SYSTEM DESIGN, 2002, 21 (03) : 251 - 280
  • [28] Formal Verification of Avionics Software Products
    Souyris, Jean
    Wiels, Virginie
    Delmas, David
    Delseny, Herve
    FM 2009: FORMAL METHODS, PROCEEDINGS, 2009, 5850 : 532 - +
  • [29] Parallel Verification of Software Architecture Design
    Chondamrongkul, Nacha
    Sun, Jing
    Wei, Bingyang
    Warren, Ian
    201919TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH ASSURANCE SYSTEMS ENGINEERING (HASE 2019), 2019, : 50 - 57
  • [30] Poster Abstract: Software Verification for TinyOS
    Bucur, Doina
    Kwiatkowska, Marta Z.
    PROCEEDINGS OF THE 9TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, 2010, : 400 - 401