Simulation based feasibility study of Junction Vertical Slit Field-Effect Transistor (JVeSFET)

被引:0
|
作者
Pfitzner, Andrzej [1 ]
Staniewski, Michal [2 ]
Strzyga, Michal [2 ]
机构
[1] Warsaw Univ Sci & Technol, Inst Mikroelekt & Optoelekt, PL-00662 Warsaw, Poland
[2] Warsaw Univ Sci & Technol, Wydzial Elekt & Tech Informacyjnych, PL-00662 Warsaw, Poland
来源
PRZEGLAD ELEKTROTECHNICZNY | 2010年 / 86卷 / 11A期
关键词
JFET; Vertical-Slit Transistor Integrated Circuit; JVeSFET; SOI TECHNOLOGY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents simulated DC characteristics of deep-submicron JFETs conforming to the principle of extreme layout regularity, that is a foundation of a new Vertical Slit geometry ICs (VeSTICs) vision proposed in [4]. Exploration of parameter space of this fully symmetrical dual gate JVeSFETs has been performed. As a conclusion an assessment of applicability of these devices in nano-size era SoCs is proposed.
引用
收藏
页码:59 / 63
页数:5
相关论文
共 50 条
  • [31] 2D vertical field-effect transistor
    Di Felice, D.
    Dappe, Y. J.
    NANOTECHNOLOGY, 2018, 29 (50)
  • [32] Junction Field-Effect Transistor Based on GaAs Core-Shell Nanowires
    Benner, O.
    Lysov, A.
    Gutsche, C.
    Keller, G.
    Schmidt, C.
    Prost, W.
    Tegude, F. J.
    2013 INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS (IPRM), 2013,
  • [33] Tribotronic Vertical Field-Effect Transistor Based on van der Waals Heterostructures
    Wang, Yifei
    Lin, Xiangde
    Gao, Guoyun
    Yu, Jinran
    Wei, Yichen
    Gong, Jie
    Sun, Jia
    Wang, Zhong Lin
    Sun, Qijun
    ADVANCED FUNCTIONAL MATERIALS, 2024, 34 (19)
  • [34] A Computational Study of Fundamentals and Design Considerations for Vertical Tunneling Field-Effect Transistor
    Luo, Sheng
    Low, Kain Lu
    Zhang, Xiaoyi
    Zhao, Qianyu
    Lin, Hsin
    Liang, Gengchiau
    2017 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM), 2017, : 70 - 71
  • [35] A Simulation Study on Process Sensitivity of a Line Tunnel Field-Effect Transistor
    Walke, Amey M.
    Vandenberghe, William G.
    Kao, Kuo-Hsing
    Vandooren, Anne
    Groeseneken, Guido
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) : 1019 - 1027
  • [36] JUNCTION FIELD-EFFECT TRANSISTOR USING POLYTHIOPHENE AS AN ACTIVE COMPONENT
    MIYAUCHI, S
    DEI, T
    TSUBATA, I
    SORIMACHI, Y
    SYNTHETIC METALS, 1991, 41 (03) : 1155 - 1158
  • [37] HIGH-FREQUENCY NOISE OF JUNCTION FIELD-EFFECT TRANSISTOR
    KLAASSEN, FM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1967, ED14 (07) : 368 - +
  • [38] Strain Engineering and Junction Design for Tunnel Field-Effect Transistor
    Yeo, Yee-Chia
    Han, Genquan
    Yang, Yue
    Guo, Pengfei
    SIGE, GE, AND RELATED COMPOUNDS 4: MATERIALS, PROCESSING, AND DEVICES, 2010, 33 (06): : 77 - 87
  • [39] AN IN0.53GA0.47AS JUNCTION FIELD-EFFECT TRANSISTOR
    LEHENY, RF
    NAHORY, RE
    POLLACK, MA
    BALLMAN, AA
    BEEBE, ED
    DEWINTER, JC
    MARTIN, RJ
    ELECTRON DEVICE LETTERS, 1980, 1 (06): : 110 - 111
  • [40] MODULATION CHARACTERISTICS OF JUNCTION FIELD-EFFECT TRANSISTOR TETRODES (JFETT)
    BOZIC, SM
    SHAH, AK
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1971, 30 (01) : 87 - &