A low voltage design technique for low noise RF integrated Circuits

被引：0

作者：

Abou-Allam, E ^{[1
]}

Manku, T ^{[1
]}

机构：

[1] Univ Waterloo, Dept Elect & Comp Engn, Ctr Wireless Commun, RF Technol Grp, Waterloo, ON N2L 3G1, Canada

来源：

ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Analysis and optimization of the bias conditions and noise parameters of MOS devices are presented. A design technique based on a narrowband LC-folded cascode topology is proposed for low voltage RF integrated Circuits. The technique is applied to the design of a 1V LNA operating at 1.9 GHz using a 0.5 mu m CMOS technology. Simulation results show that the LNA provide a noise figure of 1.7 dB, gain of 10 dB, and is well matched at the input. The LNA also provides a minimum noise figure of 1.6 dB.

引用

页码：C373 / C377

页数：5

共 50 条

[31] The design of CMOS RF low noise amplifiers
Cao, K
Yang, HZ
Wang, H
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1106 - 1109
[32] A low voltage, low noise CMOS RF receiver front-end
Long, J
Weber, RJ
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 393 - 397
[33] High-frequency four noise parameters of silicon-on-insulator-based technology MOSFET for the design of low-noise RF integrated circuits
Dambrine, G
Raskin, JP
Danneville, F
Vanhoenacker-Janvier, D
Colinge, JP
Cappy, A
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (08) : 1733 - 1741
[34] DTMOS technique for low-voltage analog circuits
Maymandi-Nejad, Mohammad
Sachdev, Manoj
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (10) : 1151 - 1156
[35] Robust design and yield enhancement of low-voltage CMOS analog integrated circuits
Tarim, TB
Ismail, M
Kuntman, HH
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2001, 48 (04) : 475 - 486
[36] A fully integrated low noise RF frequency synthesizer design for mobile communication application
Lee, SJ
Kim, BS
Lee, K
1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, : 56 - 57
[37] A Low Supply Voltage Dualband Low Noise Amplifier Design
Hsiao, Chih-Lung
Huang, Yi-Lun
ISCE: 2009 IEEE 13TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, VOLS 1 AND 2, 2009, : 464 - 466
[38] A Broadband Low Voltage CMOS Low Noise Amplifier Design
Hsiao, Chih-Lung
Wei, Hung-Che
Kuo, Yue-Fang
2014 IEEE 3RD GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), 2014, : 55 - 56
[39] Design and fabrication of cryogenic low noise amplifier in low RF band
Li, Mingjie
Zhang, Xiaoping
Cai, Kangkang
Jin, Shichao
Bin, Wei
Cao, Bisong
2007 5TH INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2007, : 503 - +
[40] Low voltage circuits
Johnson, I
ELECTRONICS WORLD, 1998, 104 (1744): : 353 - 353

← 1 2 3 4 5 →