Test data compression scheme based on variable-to-fixed-plus-variable-length coding

被引:17
作者
Zhan, Wenfa [1 ]
Liang, Huaguo [1 ]
Shi, Feng [1 ]
Huang, Zhengfeng [1 ]
机构
[1] Hefei Univ Technol, Sch Comp & Informat, Hefei, Anhui, Peoples R China
基金
中国国家自然科学基金;
关键词
test data compression; coding; fixed-length coding; variable-length coding;
D O I
10.1016/j.sysarc.2007.02.006
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A test data compression scheme based on Variable-to-Fixed-Plus-Variable-Length (VTFPVL) coding is presented, by using which the test data can be compressed efficiently. In this scheme, code words are divided into fixed-length head section and variable-length tail section. In order to attain further compression, the highest bit of the tail is omitted from the code words, because all of the highest bits in the tail section of the code words are the same as 1. A special shift counter is also used, which further eases the control circuit. Experimental results of the MinTest fault sets which are part of ISCAS-89 benchmark circuits show that the proposed scheme is obviously better than traditional coding methods in the compression ratio and the implementation of decompression, such as Golomb, FDR, VIHC, v9C coding. (c) 2007 Elsevier B.V. All rights reserved.
引用
收藏
页码:877 / 887
页数:11
相关论文
共 50 条
  • [31] Hamming Distance Based Reordering and Columnwise Bit Stuffing with Difference Vector: A Better Scheme for Test Data Compression with Run Length Based Codes
    Mehta, Usha S.
    Dasgupta, Kankar S.
    Devashrayee, Niranjan M.
    23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, : 33 - +
  • [32] Variable-Length Coding With Shared Incremental Redundancy: Design Methods and Examples
    Wang, Haobo
    Ranganathan, Sudarsan V. S.
    Wesel, Richard D.
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2019, 67 (09) : 5981 - 5995
  • [33] Cooperative Multi-Sensor Detection under Variable-Length Coding
    Hamad, Mustapha
    Wigger, Michele
    Sarkiss, Mireille
    2020 IEEE INFORMATION THEORY WORKSHOP (ITW), 2021,
  • [34] Test Data Compression for System-on-a-Chip using Count Compatible Pattern Run-Length Coding
    Haiying Yuan
    Jiaping Mei
    Hongying Song
    Kun Guo
    Journal of Electronic Testing, 2014, 30 : 237 - 242
  • [35] A Power Efficient Test Data Compression Method for SoC using Alternating Statistical Run-Length Coding
    Yuan, Haiying
    Guo, Kun
    Sun, Xun
    Ju, Zijian
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (01): : 59 - 68
  • [36] A Power Efficient Test Data Compression Method for SoC using Alternating Statistical Run-Length Coding
    Haiying Yuan
    Kun Guo
    Xun Sun
    Zijian Ju
    Journal of Electronic Testing, 2016, 32 : 59 - 68
  • [37] Test Data Compression for System-on-a-Chip using Count Compatible Pattern Run-Length Coding
    Yuan, Haiying
    Mei, Jiaping
    Song, Hongying
    Guo, Kun
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2014, 30 (02): : 237 - 242
  • [38] Extrinsic Jensen-Shannon Divergence: Applications to Variable-Length Coding
    Naghshvar, Mohammad
    Javidi, Tara
    Wigger, Michele
    IEEE TRANSACTIONS ON INFORMATION THEORY, 2015, 61 (04) : 2148 - 2164
  • [39] Low Power Multistage Test Data Compression Scheme
    Chen T.
    Yi X.
    Wang W.
    Liu J.
    Liang H.-G.
    Ren F.-J.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2017, 45 (06): : 1382 - 1388
  • [40] A Test Vector Compression/Decompression Scheme Based on Logic Operation between Adjacent Bits (LOBAB) Coding
    Liang, Huaguo
    Zhan, Wenfa
    Luo, Qiang
    Jiang, Cuiyun
    IEEE 15TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2009, : 11 - +