Assessment of through-silicon-vias with different configurations of ground vias and accounting for substrate losses

被引:1
|
作者
Rodriguez-Velasquez, Yojanes [1 ]
Murphy-Arteaga, Roberto S. [1 ]
Torres-Torres, Reydezel [1 ]
机构
[1] Inst Nacl Astrofis Opt & Electr, Elect Dept, Puebla 72840, Mexico
关键词
EM modelling; equivalent circuit; impedance; S-parameters; through-silicon via; COMPUTATIONAL ELECTROMAGNETICS CEM; SELECTIVE VALIDATION FSV; FINE-PITCH; NANOSCALE; MODEL; TSVS;
D O I
10.1002/mmce.22811
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This article presents an S-parameter based equivalent circuit implementation for performing CAD-oriented RF simulations of through-silicon-vias (TSVs) in SPICE. In this regard, the accurate representation of TSVs in silicon dies exhibiting different conductivity and varying number of ground vias used as the return path is achieved. Moreover, it is demonstrated that the equivalent circuit can be cascaded to represent TSVs passing through several chips, provided that the transition bumps are included in the model. The proposal shows advantages over directly using tabular S-parameters, and substantially reduces the simulation time when compared with 3D electromagnetic solvers.
引用
收藏
页数:9
相关论文
共 50 条
  • [31] Implementation of Air-Gap Through-Silicon-Vias (TSVs) Using Sacrificial Technology
    Huang, Cui
    Chen, Qianwen
    Wu, Dong
    Wang, Zheyao
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (08): : 1430 - 1438
  • [32] Transient Analysis of Through-Silicon Vias in Floating Silicon Substrate
    Zhao, Wen-Sheng
    Zheng, Jie
    Chen, Shichang
    Wang, Xiang
    Wang, Gaofeng
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2017, 59 (01) : 207 - 216
  • [33] 3D integration of pixel readout chips using Through-Silicon-Vias
    Diaz, Francisco Piernas
    Alozy, Jerome
    Al-Tawil, Sara
    Buytaert, Jan
    Campbell, Michael
    Fritzsch, Thomas
    Kloukinas, Kostas
    Kovacs, Mark Istvan
    Cudie, Xavier Llopart
    Pinto, Mateus Vicente Barreto
    Wyllie, Ken
    JOURNAL OF INSTRUMENTATION, 2025, 20 (01):
  • [34] Testing 3-D IC Through-Silicon-Vias (TSVs) by Direct Probing
    Kandalaft, Nabeeh
    Rashidzadeh, Rashid
    Ahmadi, Majid
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (04) : 538 - 546
  • [35] Insights into Laser Ablation Processes of Heterogeneous Samples: Toward Analysis of Through-Silicon-Vias
    Moreno-Garcia, Pavel
    Grimaudo, Valentine
    Riedo, Andreas
    Lopez, Alena Cedeno
    Wiesendanger, Reto
    Tulej, Marek
    Gruber, Cynthia
    Lortscher, Emanuel
    Wurz, Peter
    Broekmann, Peter
    ANALYTICAL CHEMISTRY, 2018, 90 (11) : 6666 - 6674
  • [36] High aspect ratio copper through-silicon-vias for 3D integration
    Song, Chongshen
    Wang, Zheyao
    Chen, Qianwen
    Cai, Jian
    Liu, Litian
    MICROELECTRONIC ENGINEERING, 2008, 85 (10) : 1952 - 1956
  • [37] High aspect ratio and low capacitance through-silicon-vias (TSVs) with polymer insulation layers
    Huang, Cui
    Chen, Qianwen
    Wu, Dong
    Wang, Zheyao
    MICROELECTRONIC ENGINEERING, 2013, 104 : 12 - 17
  • [38] Spatial-Temporal Modeling of Extreme Bottom-up Filling of Through-Silicon-Vias
    Wheeler, D.
    Moffat, T. P.
    Josell, D.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2013, 160 (12) : D3260 - D3265
  • [39] Temperature-dependant thermal stress analysis of through-silicon-vias during manufacturing process
    Su, Meiying
    Zhang, Xia
    Wan, Lixi
    Yu, Daquan
    Jing, Xiangmeng
    Fang, Zhidan
    Hou, Fengze
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 551 - 554
  • [40] Formation of Through-Silicon-Vias by Tin Filling Processes using Pressure Infiltration and Electrodeposition/Reflow
    Park, Donghyun
    Kim, Jae-Hwan
    Oh, Tae Sung
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 28 - 29