Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell

被引:19
作者
Giterman, Robert [1 ]
Vicentowski, Maoz [1 ]
Levi, Itamar [1 ]
Weizman, Yoav [1 ]
Keren, Osnat [1 ]
Fish, Alexander [1 ]
机构
[1] Bar Ilan Univ, Fac Engn, IL-5290002 Ramat Gan, Israel
关键词
Differential power analysis (DPA); leakage power analysis (LPA); side-channel attacks (SCA); static random access memory (SRAM);
D O I
10.1109/TVLSI.2018.2840132
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Power analysis attacks have become a serious threat to security systems by enabling secret data extraction using side-channel leakage information. Embedded memories, often implemented with 6T SRAM cells, serve as a key component in many of these systems. However, conventional SRAM cells are prone to side-channel leakage power attacks. To provide resiliency to these types of attacks, we propose a symmetric 8T SRAM cell which incorporates two more transistors than the conventional 6T cell to significantly reduce the correlation between the stored data and the leakage currents. To demonstrate the improved security of the suggested memory array, both cells were implemented in a 65-nm CMOS technology. Simulation results, including Monte Carlo analysis and signal-to-noise ratio comparison, illustrate the resiliency of the 8T cell to leakage power attacks.
引用
收藏
页码:2180 / 2184
页数:5
相关论文
共 18 条
  • [1] Effectiveness of Leakage Power Analysis Attacks on DPA-Resistant Logic Styles Under Process Variations
    Alioto, Massimo
    Bongiovanni, Simone
    Djukanovic, Milena
    Scotti, Giuseppe
    Trifiletti, Alessandro
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (02) : 429 - 442
  • [2] Leakage Power Analysis Attacks: A Novel Class of Attacks to Nanometer Cryptographic Circuits
    Alioto, Massimo
    Giancane, Luca
    Scotti, Giuseppe
    Trifiletti, Alessandro
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (02) : 355 - 367
  • [3] Bitline leakage equalization for sub-100nm caches
    Alvandpour, A
    Somasekhar, D
    Krishnamurthy, R
    De, V
    Borkar, S
    Svensson, C
    [J]. ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 401 - 404
  • [4] [Anonymous], 2012, International Technology Roadmap for Semiconductors (ITRS)
  • [5] [Anonymous], 2006, Charge-based MOS transistor modeling: the EKV model for low-power and RF IC design
  • [6] Chari S, 2002, LECT NOTES COMPUT SC, V2523, P13
  • [7] Del Pozo SM, 2015, DES AUT TEST EUROPE, P145
  • [8] Goodwill G., 2011, NIST NON ATT TEST WO, P115
  • [9] Hirabayashi O., 2009, P IEEE INT SOL STAT, P458, DOI DOI 10.1109/ISSCC.2009.4977506.
  • [10] Introduction to differential power analysis
    Kocher, Paul
    Jaffe, Joshua
    Jun, Benjamin
    Rohatgi, Pankaj
    [J]. JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2011, 1 (01) : 5 - 27