Capacitor-less, Long-Retention (>400s) DRAM Cell Paving the Way towards Low-Power and High-Density Monolithic 3D DRAM

被引：117

作者：

Belmonte, A. ^{[1
]}

Oh, H. ^{[1
]}

Rassoul, N. ^{[1
]}

Donadio, G. L. ^{[1
]}

Mitard, J. ^{[1
]}

Dekkers, H. ^{[1
]}

Delhougne, R. ^{[1
]}

Subhechha, S. ^{[1
]}

Chasin, A. ^{[1
]}

van Setten, M. J. ^{[1
]}

Kljucar, L. ^{[1
]}

Mao, M. ^{[1
]}

Puliyalil, H. ^{[1
]}

Pak, M. ^{[1
]}

Teugels, L. ^{[1
]}

Tsvetanova, D. ^{[1
]}

Banerjee, K. ^{[1
]}

Souriau, L. ^{[1
]}

Tokei, Z. ^{[1
]}

Goux, L. ^{[1
]}

Kar, G. S. ^{[1
]}

机构：

[1] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

来源：

2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2020年

关键词：

D O I：

10.1109/IEDM13553.2020.9371900

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report for the first time a fully 300-mm stacking-compatible capacitor-less DRAM cell with >400s retention time by integrating two IGZO-TFTs in a 2T0C configuration. We optimize the single IGZO-TFT performances by engineering the materials surrounding the IGZO layer and the transistor layout parameters. We thus introduce a novel IGZO-TFT device and demonstrate a scaled transistor (W = 70 nm, L = 45 nm) with optimal Vth reproducibility on 300-mm wafers. By integrating the IGZO-TFTs in a 2T0C configuration, we systematically assess reproducible long retention time for different transistor dimensions, thanks to the extremely low extracted IGZO-TFT off-current (similar to 3x10(-19)A/mu m).

引用

页数：4

共 3 条

[1] A 3D Stackable DRAM: Capacitor-less Three-Wordline Gate-Controlled Thyristor (GCT) RAM with >40μA Current Sensing Window, >1010 Endurance, and 3-second Retention at Room Temperature
Chen, Wei-Chen
Lue, Hang-Ting
Wu, Meng-Yan
Yeh, Teng-Hao
Du, Pei-Ying
Hsu, Tzu-Hsuan
Hsieh, Chih-Chang
Wang, Keh-Chung
Lu, Chih-Yuan
2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
[2] Monolithic 3D Integration of 1T1C AFeRAM With InGaZnO/InO Dual-Channel FET and AFE ZrO2 Capacitor for Low-Power and High-Density Embedded Nonvolatile Memory
Ma, Minglei
Lin, Gaobo
Xu, Jiacheng
Qian, Haoji
Shen, Rongzong
Zhang, Miaomiao
Ding, Yian
Chen, Bing
Cheng, Ran
Liu, Yan
Chen, Jiajia
Jin, Chengji
Han, Genquan
IEEE ELECTRON DEVICE LETTERS, 2025, 46 (02) : 183 - 186
[3] HfO2-based FeFET and FTJ for Ferroelectric-Memory Centric 3D LSI towards Low-Power and High-Density Storage and AI Applications
Saitoh, Masumi
Ichihara, Reika
Yamaguchi, Marina
Suzuki, Kunifumi
Takano, Keisuke
Akari, Keisuke
Takahashi, Kota
Kamiya, Yuta
Matsuo, Kazuhiro
Kamimuta, Yuuichi
Sakuma, Kiwamu
Ota, Kensuke
Fujii, Shosuke
2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,

← 1 →

Capacitor-less, Long-Retention (&gt;400s) DRAM Cell Paving the Way towards Low-Power and High-Density Monolithic 3D DRAM

Capacitor-less, Long-Retention (>400s) DRAM Cell Paving the Way towards Low-Power and High-Density Monolithic 3D DRAM