共 8 条
[1]
DANNEVILLE F, 1904, IEEE T ELECTRON DEV, V41, P779
[2]
Guidelines for the power constrained design of a CMOS tuned LNA
[J].
2000 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES,
2000,
:269-272
[3]
Haus H. A., 1959, CIRCUIT THEORY LINEA
[4]
EFFICIENT METHOD FOR COMPUTER-AIDED NOISE-ANALYSIS OF LINEAR-AMPLIFIER NETWORKS
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS,
1976, 23 (04)
:235-238
[5]
LIU W, 2001, IN PRESS MOSFET MODE
[7]
THEORY OF NOISY FOURPOLES
[J].
PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS,
1956, 44 (06)
:811-818
[8]
VANDERZIEL A, 1986, NOISE SOLID STATE DE, pCH5