Compiler directed parallelization of loops in scale for shared-memory multiprocessors

被引:0
|
作者
Johnson, GS [1 ]
Sethumadhavan, S
机构
[1] Univ Texas, Dept Comp Sci, Austin, TX 78712 USA
[2] Univ Texas, Texas Adv Comp Ctr, Austin, TX 78712 USA
来源
COMPUTATIONAL SCIENCE - ICCS 2003, PT III, PROCEEDINGS | 2003年 / 2659卷
关键词
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Effective utilization of symmetric shared-memory multiprocessors (SMPs) is predicated on the development of efficient parallel code. Unfortunately, efficient parallelism is not always easy for the programmer to identify. Worse, exploiting such parallelism may directly conflict with optimizations affecting per-processor utilization (i.e. loop reordering to improve data locality). Here, we present our experience with a loop-level parallel compiler optimization for SMPs proposed by McKinley [6]. The algorithm uses dependence analysis and a simple model of the target machine, to transform nested loops. The goal of the approach is to promote efficient execution of parallel loops by exposing sources of large-grain parallel work while maintaining per-processor locality. We implement the optimization within the Scale compiler framework, and analyze the performance of multiprocessor code produced for three microbenchmarks.
引用
收藏
页码:946 / 955
页数:10
相关论文
共 50 条
  • [1] Parallelization of benchmarks for scalable shared-memory multiprocessors
    Paek, Y
    Navarro, A
    Zapata, E
    Padua, D
    1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 1998, : 401 - 408
  • [2] A compiler optimization algorithm for shared-memory multiprocessors
    McKinley, KS
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1998, 9 (08) : 769 - 787
  • [3] Architectural support for scalable speculative parallelization in shared-memory multiprocessors
    Cintra, M
    Martínez, JF
    Torrellas, J
    PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2000, : 13 - 24
  • [4] AND OR PARALLELISM ON SHARED-MEMORY MULTIPROCESSORS
    GUPTA, G
    JAYARAMAN, B
    JOURNAL OF LOGIC PROGRAMMING, 1993, 17 (01): : 59 - 89
  • [5] SMALL SHARED-MEMORY MULTIPROCESSORS
    BASKETT, F
    HENNESSY, JL
    SCIENCE, 1986, 231 (4741) : 963 - 967
  • [6] Hardware for speculative run-time parallelization in distributed shared-memory multiprocessors
    Zhang, Y
    Rauchwerger, L
    Torrellas, J
    1998 FOURTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1998, : 162 - 173
  • [7] MEMORY ACCESS DEPENDENCIES IN SHARED-MEMORY MULTIPROCESSORS
    DUBOIS, M
    SCHEURICH, C
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1990, 16 (06) : 660 - 673
  • [8] AUTOMATIC PARTITIONING OF PARALLEL LOOPS AND DATA ARRAYS FOR DISTRIBUTED SHARED-MEMORY MULTIPROCESSORS
    AGARWAL, A
    KRANZ, DA
    NATARAJAN, V
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1995, 6 (09) : 943 - 962
  • [9] Memory latency in distributed shared-memory multiprocessors
    Motlagh, BS
    DeMara, RF
    PROCEEDINGS IEEE SOUTHEASTCON '98: ENGINEERING FOR A NEW ERA, 1998, : 134 - 137
  • [10] PARALLELIZING PROLOG ON SHARED-MEMORY MULTIPROCESSORS
    GAO, YQ
    WANG, DX
    QIU, XL
    HWANG, ZY
    HU, SR
    LECTURE NOTES IN ARTIFICIAL INTELLIGENCE, 1991, 567 : 318 - 335