Efficient partitioning method for distributed logic simulation of VLSI circuits

被引：2

作者：

Guettaf, A ^{[1
]}

Bazargan-Sabet, P ^{[1
]}

机构：

[1] Univ Paris 06, Lab ASIM, LIP6, CAO,VLSI, F-75252 Paris 05, France

来源：

31ST ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/SIMSYM.1998.668488

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Distributed simulation is expected to provide a significant speed up to simulation run time. Partitioning and load balancing are very influencing factors for speed up. This paper presents an efficient partitioning method for distributed VLSI circuits simulation. The main features of this method are the use of a logic replication algorithm: a realistic cost function based on precalculated activity of the circuit using a probabilistic algorithm, and a the balance between execution cost and communication cost. A distributed simulator based on a conservative synchronization method has been used to evaluate the performance of the partitioning.

引用

页码：196 / 201

页数：6

共 50 条

[21] DESIGN AND SIMULATION OF VLSI CIRCUITS
SCHEFFER, LK
DOWELL, RI
APTE, RM
HEWLETT-PACKARD JOURNAL, 1981, 32 (06): : 12 - &
[22] Advanced VLSI Circuits Simulation
Kocina, Filip
Kunovsky, Jiri
2017 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2017, : 526 - 533
[23] AN ALGORITHM FOR THE PARTITIONING OF LOGIC-CIRCUITS
ROBERTS, MW
LALA, PK
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1984, 131 (04): : 113 - 118
[24] DYNAMIC PARTITIONING METHOD FOR PIECEWISE-LINEAR VLSI CIRCUIT SIMULATION
TEJAYADI, O
HAJJ, IN
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1988, 16 (04) : 457 - 472
[25] Toward Efficient Synthesis Method of Multifunctional Logic Circuits
Simek, Vaclav
Ruzicka, Richard
Crha, Adam
2015 27TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2015, : 21 - 24
[26] FUNCTIONAL COMPARISON OF LOGIC DESIGNS FOR VLSI CIRCUITS
BERMAN, CL
TREVILLYAN, LH
1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 456 - 459
[27] A method for I/O pins partitioning targeting 3D VLSI circuits
Hentschke, Renato
Sawicki, Sandro
Johann, Marcelo
Reis, Ricardo
VLSI-SOC: RESEARCH TRENDS IN VLSI AND SYSTEMS ON CHIP, 2008, : 259 - 279
[28] Grey wolf optimization (GWO) based efficient partitioning algorithm VLSI circuits for reducing the interconnections
R. Pavithra Guru
V. Vaithianathan
Analog Integrated Circuits and Signal Processing, 2025, 123 (3)
[29] ON ONE METHOD OF PARALLEL SIMULATION OF LOGIC-CIRCUITS
ANDRJUKHIN, AI
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (06): : 87 - 88
[30] Structure-Aware Time-Domain Finite-element Method for Efficient Simulation of VLSI Circuits
Lee, Woochan
Jiao, Dan
2014 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM (APSURSI), 2014, : 2254 - 2255

← 1 2 3 4 5 →