A low-cost FPGA-based embedded fingerprint verification and matching system

被引:0
作者
Barrenechea, Maitane [1 ]
Altuna, Jon [1 ]
San Miguel, Miguel [1 ]
机构
[1] Univ Mondragon, Dept Elect, Signal Theory & Commun Grp, Arrasate Mondragon, Spain
来源
PROCEEDINGS OF THE FIFTH WORKSHOP ON INTELLIGENT SOLUTIONS IN EMBEDDED SYSTEMS | 2007年
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The development of a fingerprint verification system on a low-cost embedded platform is an open issue in nowadays biometrics. Our paper describes a low-cost fingerprint minutiae extraction and matching system based on a Spartan3 family FPGA with an embedded Leon2 open core processor The proposed system architecture incorporates a Floating Point Unit and a Discrete Fourier Transform coprocessor to accelerate the minutiae extraction process. The whole verification algorithm is based on the NFIS version 2 open source software developed by the National Institute of Standards and Technology (NIST). The results on execution time reduction and FPGA occupation for different system configurations show that the proposed architecture improves substantially the performance of the baseline system architecture.
引用
收藏
页码:259 / +
页数:3
相关论文
共 6 条
[1]  
GARCIA ML, 2006, 16 INT C FIELD PROGR
[2]  
JAIN AK, 2004, SIGN PROC COMM APPL
[3]  
KASPRZYK M, 2002, FLOATING POINT UNIT
[4]  
LINDOSO A, 2007, 3 SO C PROGR LOG SPL
[5]  
MATTSON D, 2004, THESIS CHALMERS U TE
[6]  
YANG S, 2003, SIGN SYST COMP 2003, P2058