A Predictive Thermal Model for Multiprocessor System-on-Chip

被引:0
作者
Lei, Zhou [1 ]
Lin, Wei [1 ]
Ning, Wu [2 ]
Bin, Li [1 ]
机构
[1] Yangzhou Univ, Sch Informat Engn, Yangzhou 225000, Jiangsu, Peoples R China
[2] Nanjing Univ Aeronaut & Astronaut, Dept Elect Informat Engn, Nanjing 210016, Jiangsu, Peoples R China
来源
WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2015, VOL I | 2015年
关键词
Multiprocessor system-on-chips (MPSoCs); Temperature; Predictive Thermal Model; MANAGEMENT;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Recently, the increase of the transistor density in Multiprocessor system-on-chips (MPSoCs) and the constant rise of the operating frequency of the processor result in high on-chip temperature. The stability and reliability of MPSoCs inevitably have been seriously affected. Most thermal managements need regional temperature sensing to provide judgement, so temperature prediction adopting the thermal resistance and thermal capacitance (Thermal RC) model becomes an ideal solution to obtain the regional temperature conveniently and accurately. In this paper, we proposed a predictive thermal model based on the Thermal RC model combined with second derivative, which can increase the prediction time length to reduce the number of times that the module is invoked, and achieve the goal of reducing extra overhead. The experiment results demonstrated that, with the same margin of prediction error which is 0.6% (about 0.7 degrees C), the proposed predictive thermal model can increase the prediction length from is to 2.6s. Even during the period of Os-is, the maximum deviation of the relative prediction error between the proposed model and the contrastive model is 0.13% (about 0.16 degrees C).
引用
收藏
页码:27 / 32
页数:6
相关论文
共 23 条
  • [1] Abdullah D.M., 2013, 2013 INT C INFORMATI, P1
  • [2] Addo-Quaye C, 2005, IEEE INT SOC CONF, P25
  • [3] Budhathoki P., 2014, IC Design Technology (ICICDT), 2014 IEEE International Conference on, P1, DOI [DOI 10.1109/ICICDT.2014.6838582, 10.1109/ICICDT.2014.6838582]
  • [4] Networks-on-Chip in Emerging Interconnect Paradigms: Advantages and Challenges
    Carloni, Luca P.
    Pande, Partha
    Xie, Yuan
    [J]. 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, : 93 - +
  • [5] Chen K., 2013, P NAT DOCT AC FOR IN, P1
  • [6] Thermal-Constrained Task Allocation for Interconnect Energy Reduction in 3-D Homogeneous MPSoCs
    Cheng, Yuanqing
    Zhang, Lei
    Han, Yinhe
    Li, Xiaowei
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (02) : 239 - 249
  • [7] Chih-Hao Chao, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P223, DOI 10.1109/NOCS.2010.32
  • [8] Utilizing Predictors for Efficient Thermal Management in Multiprocessor SoCs
    Coskun, Ayse Kivilcim
    Rosing, Tajana Simunic
    Gross, Kenny C.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (10) : 1503 - 1516
  • [9] Cui YN, 2012, PR IEEE COMP DESIGN, P494, DOI 10.1109/ICCD.2012.6378690
  • [10] Hamedani P. K., 2012, Proceedings of the 2012 20th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP 2012), P499, DOI 10.1109/PDP.2012.68