共 50 条
- [2] Test Time Minimization for Hybrid BIST of Core-Based Systems Journal of Computer Science and Technology, 2006, 21 : 907 - 912
- [3] Test time minimization for hybrid BIST of core-based systems ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 318 - 323
- [4] Hybrid BIST optimization for core-based systems with test pattern broadcasting DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 3 - 8
- [5] Optimization of memory-constrained hybrid BIST for testing core-based systems 2007 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, 2007, : 71 - 77
- [6] BIST meets the challenges of core-based design ELECTRONIC PRODUCTS MAGAZINE, 1996, 39 (02): : 17 - 18
- [7] RETRACTED: Time Minimization of Hybrid BIST for Systems-on-chip (Retracted Article) 2008 31ST INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY: RELIABILITY AND LIFE-TIME PREDICTION, 2008, : 153 - +
- [8] A novel test methodology for core-based system LSIs and a testing time minimization problem INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 465 - 472
- [10] Core-based scan architecture for silicon debug INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 638 - 647