Hybrid BIST time minimization for core-based systems with STUMPS architecture

被引:14
|
作者
Jervan, G [1 ]
Eles, P [1 ]
Peng, Z [1 ]
Ubar, R [1 ]
Jenihhin, M [1 ]
机构
[1] Linkoping Univ, ESLAB, Linkoping, Sweden
关键词
D O I
10.1109/DFTVS.2003.1250116
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a solution to the test time minimization problem for core-based systems that contain sequential cores with STUMPS architecture. We assume a hybrid BIST approach, where a test set is assembled, for each core, from pseudorandom test patterns that are generated online, and deterministic test patterns that are generated off-line and stored in the system. We propose a methodology to find the optimal combination of pseudorandom and deterministic test sets of the whole system, consisting of multiple cores, under given memory constraints, so that the total test time is minimized. Our approach employs a fast estimation methodology in order to avoid exhaustive search and to speed-lip the calculation process. Experimental results have shown the efficiency of the algorithm to find near optimal solutions.
引用
收藏
页码:225 / 232
页数:8
相关论文
共 50 条
  • [1] Test time minimization for hybrid BIST of core-based systems
    Jervan, Gert
    Eles, Petru
    Peng, Zebo
    Ubar, Raimund
    Jenihhin, Maksim
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2006, 21 (06) : 907 - 912
  • [2] Test Time Minimization for Hybrid BIST of Core-Based Systems
    Gert Jervan
    Petru Eles
    Zebo Peng
    Raimund Ubar
    Maksim Jenihhin
    Journal of Computer Science and Technology, 2006, 21 : 907 - 912
  • [3] Test time minimization for hybrid BIST of core-based systems
    Jervan, G
    Eles, P
    Peng, Z
    Ubar, R
    Jenihhin, M
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 318 - 323
  • [4] Hybrid BIST optimization for core-based systems with test pattern broadcasting
    Ubar, R
    Jenihhin, M
    Jervan, G
    Peng, Z
    DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 3 - 8
  • [5] Optimization of memory-constrained hybrid BIST for testing core-based systems
    Jervan, Gert
    Kruus, Helena
    Orasson, Elmet
    Ubar, Raimund
    2007 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, 2007, : 71 - 77
  • [6] BIST meets the challenges of core-based design
    Mannion, P
    ELECTRONIC PRODUCTS MAGAZINE, 1996, 39 (02): : 17 - 18
  • [7] RETRACTED: Time Minimization of Hybrid BIST for Systems-on-chip (Retracted Article)
    Popa, Ilie
    Cazacu, Dumitru
    2008 31ST INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY: RELIABILITY AND LIFE-TIME PREDICTION, 2008, : 153 - +
  • [8] A novel test methodology for core-based system LSIs and a testing time minimization problem
    Sugihara, M
    Date, H
    Yasuura, H
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 465 - 472
  • [9] InTeRail: A test architecture for core-based SOCs
    Kagaris, D
    Tragoudas, S
    Kuriakose, S
    IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (02) : 137 - 149
  • [10] Core-based scan architecture for silicon debug
    Vermeulen, B
    Waayers, T
    Goel, SK
    INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 638 - 647