EUV local CDU healing performance and modeling capability towards 5nm node

被引：0
|
作者：
Jee, Tae Kwon [1 ]
Timoshkov, Vadim [1 ,2 ]
Choi, Peter [2 ]
Rio, David [2 ]
Tsai, Yu-Cheng [2 ]
Yaegashi, Hidetami [3 ]
Koike, Kyohei [3 ]
Fonseca, Carlos [4 ]
Schoofs, Stijn [5 ]
机构：
[1] ASML Netherlands BV, De Run 6501, NL-5504 DR Veldhoven, Netherlands
[2] ASML US, 399 W Trimble Rd, San Jose, CA 95131 USA
[3] Tokyo Electron Ltd, Minato Ku, Akasaka Biz Tower,3-1 Akasaka 5 Chome, Tokyo 1076325, Japan
[4] Tokyo Electron US, 2400 Grove Blvd, Austin, TX 78741 USA
[5] IMEC, Kapeldreef 75, B-3001 Heverlee, Belgium
来源：
INTERNATIONAL CONFERENCE ON EXTREME ULTRAVIOLET LITHOGRAPHY 2017 | 2017年 / 10450卷
关键词：
5nm node; contact hole; CD healing; local CDU; after-etch model; OPC errors; EPE;
D O I：
10.1117/12.2281627
中图分类号：
O43 [光学];
学科分类号：
070207 ; 0803 ;
摘要：
Both local variability and optical proximity correction (OPC) errors are big contributors to the edge placement error (EPE) budget which is closely related to the device yield. The post-litho contact hole healing will be demonstrated to meet after-etch local variability specifications using a low dose, 30mJ/cm(2) dose-to-size, positive tone developed (PTD) resist with relevant throughput in high volume manufacturing (HVM). The total local variability of the node 5nm (N5) contact holes will be characterized in terms of local CD uniformity (LCDU), local placement error (LPE), and contact edge roughness (CER) using a statistical methodology. The CD healing process has complex etch proximity effects, so the OPC prediction accuracy is challenging to meet EPE requirements for the N5. Thus, the prediction accuracy of an after-etch model will be investigated and discussed using ASML Tachyon OPC model.
引用
收藏
页数：9
相关论文
共 50 条
  • [41] HVM Metrology Challenges towards the 5 nm Node
    Bunday, Benjamin
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXX, 2016, 9778
  • [42] RESIST PERFORMANCE IN 5NM AND 13NM SOFT-X-RAY PROJECTION LITHOGRAPHY
    OIZUMI, H
    OHTANI, M
    YAMASHITA, Y
    MURAKAMI, K
    NAGATA, H
    ATODA, N
    MICROELECTRONIC ENGINEERING, 1995, 27 (1-4) : 317 - 320
  • [43] A yield prediction model and cost of ownership for productivity enhancement beyond imec 5nm technology node
    Tsai, Yi-Pei
    Chang, Yi-Han
    Wang, Jane
    Trivkovic, Darko
    Ronse, Kurt
    Kim, Ryoung-Han
    DTCO AND COMPUTATIONAL PATTERNING, 2022, 12052
  • [44] Nanoscale FET: How To Make Atomistic Simulation Versatile, Predictive, and Fast at 5nm Node and Below
    Blaise, Philippe
    Kapoor, Udita
    Townsend, Mark
    Guichard, Eric
    Charles, James
    Lemus, Daniel
    Kubis, Tillmann
    2020 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2020), 2020, : 249 - 252
  • [45] Model-based breakdown of resist and mask contributions to local CDU for sub-30-nm contact holes in EUV lithography
    Kim, Insung
    Park, Changmin
    Hwang, Myeongsu
    Yeo, Jeong-Ho
    Hahn, Jae W.
    MICROELECTRONIC ENGINEERING, 2014, 123 : 48 - 53
  • [46] Modeling and Benchmarking 5nm Ferroelectric FinFET from Room Temperature down to Cryogenic Temperatures
    Parihar, Shivendra Singh
    Chatterjee, Swetaki
    Pahwa, Girish
    Chauhan, Yogesh Singh
    Amrouch, Hussam
    2023 IEEE 23RD INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY, NANO, 2023, : 643 - 648
  • [47] Standard-cell design architecture options below 5nm node: the ultimate scaling of FinFET and Nanosheet
    Sherazi, S. M. Yasser
    Cupak, Miroslav
    Weckx, P.
    Zografos, O.
    Jang, D.
    Debacker, P.
    Verkest, D.
    Mocuta, A.
    Kim, R. H.
    Spessot, A.
    Ryckaert, J.
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XIII, 2019, 10962
  • [48] High-density SOT-MRAM technology and design specifications for the embedded domain at 5nm node
    Gupta, M.
    Perumkunnil, M.
    Garello, K.
    Rao, S.
    Yasin, F.
    Kar, G. S.
    Furnemont, A.
    2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,
  • [49] Interconnect Performance and Scaling Strategy at the 5 nm Node
    Chen, James Hsueh-Chung
    LiCausi, Nicholas
    Ryan, E. Todd
    Standaert, Theodorus E.
    Bonilla, Griselda
    2016 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2016, : 12 - 14
  • [50] Impact of advanced patterning options, 193nm and EUV, on local interconnect performance
    Stucchi, Michele
    Tokei, Zsolt
    Demuynck, Steven
    Siew, Yong-Kong
    2012 IEEE International Interconnect Technology Conference, IITC 2012, 2012,
12345