共 50 条
- [31] Source optimization for forbidden pitch resolving in metal layer of 5nm technology node DTCO AND COMPUTATIONAL PATTERNING, 2022, 12052
- [32] High Performance 5G mobile SoC Design-Technology Co-Optimization for PPA and Manufacturability with 5nm EUV FinFET technology 2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
- [34] TCAD based performance analysis of junctionless cylindrical double gate all around FET up to 5nm technology node 2017 20TH INTERNATIONAL CONFERENCE OF COMPUTER AND INFORMATION TECHNOLOGY (ICCIT), 2017,
- [35] Skin Effect Analysis and Comparison for Carbon-Based Interconnects at 5nm Technology Node 2022 IRANIAN INTERNATIONAL CONFERENCE ON MICROELECTRONICS, IICM, 2022, : 90 - 93
- [36] PVD-Treated ALD TaN for Cu Interconnect Extension to 5nm Node and Beyond 2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 149 - 151
- [38] Power-Performance-Area Engineering of 5nm Nanowire Library Cells 2015 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2015, : 433 - 436
- [39] Reliability Prediction for Automotive 5nm and 7nm Technology node by using Machine Learning based Solution 2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
- [40] GAAFET Versus Pragmatic FinFET at the 5nm Si-Based CMOS Technology Node IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2017, 5 (03): : 164 - 169