EUV local CDU healing performance and modeling capability towards 5nm node

被引:0
|
作者
Jee, Tae Kwon [1 ]
Timoshkov, Vadim [1 ,2 ]
Choi, Peter [2 ]
Rio, David [2 ]
Tsai, Yu-Cheng [2 ]
Yaegashi, Hidetami [3 ]
Koike, Kyohei [3 ]
Fonseca, Carlos [4 ]
Schoofs, Stijn [5 ]
机构
[1] ASML Netherlands BV, De Run 6501, NL-5504 DR Veldhoven, Netherlands
[2] ASML US, 399 W Trimble Rd, San Jose, CA 95131 USA
[3] Tokyo Electron Ltd, Minato Ku, Akasaka Biz Tower,3-1 Akasaka 5 Chome, Tokyo 1076325, Japan
[4] Tokyo Electron US, 2400 Grove Blvd, Austin, TX 78741 USA
[5] IMEC, Kapeldreef 75, B-3001 Heverlee, Belgium
来源
INTERNATIONAL CONFERENCE ON EXTREME ULTRAVIOLET LITHOGRAPHY 2017 | 2017年 / 10450卷
关键词
5nm node; contact hole; CD healing; local CDU; after-etch model; OPC errors; EPE;
D O I
10.1117/12.2281627
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Both local variability and optical proximity correction (OPC) errors are big contributors to the edge placement error (EPE) budget which is closely related to the device yield. The post-litho contact hole healing will be demonstrated to meet after-etch local variability specifications using a low dose, 30mJ/cm(2) dose-to-size, positive tone developed (PTD) resist with relevant throughput in high volume manufacturing (HVM). The total local variability of the node 5nm (N5) contact holes will be characterized in terms of local CD uniformity (LCDU), local placement error (LPE), and contact edge roughness (CER) using a statistical methodology. The CD healing process has complex etch proximity effects, so the OPC prediction accuracy is challenging to meet EPE requirements for the N5. Thus, the prediction accuracy of an after-etch model will be investigated and discussed using ASML Tachyon OPC model.
引用
收藏
页数:9
相关论文
共 50 条
  • [31] Source optimization for forbidden pitch resolving in metal layer of 5nm technology node
    Ma, Ling
    Dong, Lisong
    Fan, Taian
    Wei, Yayi
    DTCO AND COMPUTATIONAL PATTERNING, 2022, 12052
  • [32] High Performance 5G mobile SoC Design-Technology Co-Optimization for PPA and Manufacturability with 5nm EUV FinFET technology
    Suh, Youseok
    Bao, Jerry
    Lin, Vicki
    Kuo, Wade
    Kim, Leo
    Chen, Ying
    Wang, Hao
    Gao, Yandong
    Cheng, Jason
    Wang, Xiao-Yong
    Park, Hyuk
    Lim, Hochul
    Kim, Sungwon
    Shin, Hun
    Song, Byungmoo
    Masuoka, Yuri Y.
    Kim, Taegyun
    Ku, Ja-Hum
    Nallapati, Giri
    Yang, Sam
    Chidambaram, PR.
    2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
  • [33] Effect of gate length on performance of 5nm node N-channel nano-sheet transistors for analog circuits
    Pundir, Yogendra Pratap
    Saha, Rajesh
    Pal, Pankaj Kumar
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2021, 36 (01)
  • [34] TCAD based performance analysis of junctionless cylindrical double gate all around FET up to 5nm technology node
    Hossain, N. M. Mahmud
    Quader, Sakib
    Siddik, Abu Bakar
    Chowdhury, Md. Iqbal Bahar
    2017 20TH INTERNATIONAL CONFERENCE OF COMPUTER AND INFORMATION TECHNOLOGY (ICCIT), 2017,
  • [35] Skin Effect Analysis and Comparison for Carbon-Based Interconnects at 5nm Technology Node
    Hamedani, Soheila Gharavi
    Moaiyeri, Mohammad Hossein
    2022 IRANIAN INTERNATIONAL CONFERENCE ON MICROELECTRONICS, IICM, 2022, : 90 - 93
  • [36] PVD-Treated ALD TaN for Cu Interconnect Extension to 5nm Node and Beyond
    Wu, Zhiyuan
    Li, Rui
    Xie, Xiangjin
    Suen, Wesley
    Tseng, Jennifer
    Bekiaris, Nikos
    Vinnakota, Ramkumar
    Kashefizadeh, Keyvan
    Naik, Mehul
    2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 149 - 151
  • [37] Aberration budget analysis of EUV lithography from the imaging performance of a contact layer in a 5 nm technology node
    Chen, Zhishu
    Dong, Lisong
    Ding, Huwen
    Wei, Yayi
    APPLIED OPTICS, 2023, 62 (27) : 7270 - 7279
  • [38] Power-Performance-Area Engineering of 5nm Nanowire Library Cells
    Moroz, Victor
    Lin, Xi-Wei
    Smith, Lee
    Huang, Joanne
    Choi, Munkang
    Ma, Terry
    Liu, Jie
    Zhang, Yunqiang
    Kawa, Jamil
    Saad, Yves
    2015 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2015, : 433 - 436
  • [39] Reliability Prediction for Automotive 5nm and 7nm Technology node by using Machine Learning based Solution
    Lee, Hyung Joo
    Kim, Dongin
    Choi, Sanghyun
    Hong, Seungpyo
    Kwak, Doohwan
    Jayaram, Srividya
    Paek, Seungwon
    Kwon, Minho
    Kim, Yeongdo
    Jung, Hyobe
    Kissiov, Ivan
    Tao, Melody
    Torres, Andres
    Greeneltch, Nathan
    Lee, Ho
    2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [40] GAAFET Versus Pragmatic FinFET at the 5nm Si-Based CMOS Technology Node
    Huang, Ya-Chi
    Chiang, Meng-Hsueh
    Wang, Shui-Jinn
    Fossum, Jerry G.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2017, 5 (03): : 164 - 169