Scalable Task-Parallel SGD on Matrix Factorization in Multicore Architectures

被引:4
|
作者
Nishioka, Yusuke [1 ]
Taura, Kenjiro [1 ]
机构
[1] Univ Tokyo, Grad Sch Informat Sci & Technol, Tokyo, Japan
关键词
Recommender systems; Matrix factorization; Stochastic gradient descent; Task parallel model;
D O I
10.1109/IPDPSW.2015.135
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recommendation is an indispensable technique especially in e-commerce services such as Amazon or Netflix to provide more preferable items to users. Matrix factorization is a well-known algorithm for recommendation which estimates affinities between users and items solely based on ratings explicitly given by users. To handle the large amounts of data, stochastic gradient descent (SGD), which is an online loss minimization algorithm, can be applied to matrix factorization. SGD is an effective method in terms of both convergence speed and memory consumption, but is difficult to be parallelized due to its essential sequentiality. FPSGD by Zhuang et al. [15] is an existing parallel SGD method for matrix factorization by dividing the rating matrix into many small blocks. Threads work on blocks, so that they do not update the same rows or columns of the factor matrices. Because of this technique FPSGD achieves higher convergence speed than other existing methods. Still, as we demonstrate in this paper, FPSGD does not scale beyond 32 cores with 1.4GB Netflix dataset because assigning non-conflicting blocks to threads needs a lock operation. In this work, we propose an alternative approach of SGD for matrix factorization using task parallel programming model. As a result, we have successfully overcome the bottleneck of FPSGD and achieved higher scalability with 64 cores.
引用
收藏
页码:1178 / 1184
页数:7
相关论文
共 50 条
  • [1] Scalable Hybrid Loop- and Task-Parallel Matrix Inversion for Multicore Processors
    Catalan, Sandra
    Igual, Francisco D.
    Rodriguez-Sanchez, Rafael
    Quintana-Orti, Enrique S.
    2021 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2021, : 679 - 687
  • [2] Modeling power and energy of the task-parallel Cholesky factorization on multicore processors
    Alonso, Pedro
    Dolz, Manuel F.
    Mayo, Rafael
    Quintana-Orti, Enrique S.
    COMPUTER SCIENCE-RESEARCH AND DEVELOPMENT, 2014, 29 (02): : 105 - 112
  • [3] An Evaluation of Task-Parallel Frameworks for Sparse Solvers on Multicore and Manycore CPU Architectures
    Alperen, Abdullah
    Afibuzzaman, Md
    Rabbi, Fazlay
    Ozkaya, M. Yusuf
    Catalyurek, Umit
    Aktulga, Hasan Metin
    50TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, 2021,
  • [4] Task-Parallel Programming on NUMA Architectures
    Terboven, Christian
    Schmidl, Dirk
    Cramer, Tim
    Mey, Dieter An
    EURO-PAR 2012 PARALLEL PROCESSING, 2012, 7484 : 638 - 649
  • [5] Parallel tiled QR factorization for multicore architectures
    Buttari, Alfredo
    Langou, Julien
    Kurzak, Jakub
    Dongarra, Jack
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2008, 20 (13): : 1573 - 1590
  • [6] Parallel tiled QR factorization for multicore architectures
    Buttari, Alfredo
    Langou, Julien
    Kurzak, Jakub
    Dongarra, Jack
    PARALLEL PROCESSING AND APPLIED MATHEMATICS, 2008, 4967 : 639 - +
  • [7] Fast and Robust Parallel SGD Matrix Factorization
    Oh, Jinoh
    Han, Wook-Shin
    Yu, Hwanjo
    Jiang, Xiaoqian
    KDD'15: PROCEEDINGS OF THE 21ST ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, 2015, : 865 - 874
  • [8] THE PARALLEL TILED WZ FACTORIZATION ALGORITHM FOR MULTICORE ARCHITECTURES
    Bylina, Beata
    Bylina, Jaroslaw
    INTERNATIONAL JOURNAL OF APPLIED MATHEMATICS AND COMPUTER SCIENCE, 2019, 29 (02) : 407 - 419
  • [9] Task-Parallel LU Factorization of Hierarchical Matrices using OmpSs
    Aliaga, Jose I.
    Carratala-Saez, Rocio
    Quintana-Orti, Enrique S.
    Krimann, Ronald
    2017 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2017, : 1148 - 1157
  • [10] Energy efficiency optimization of task-parallel codes on asymmetric architectures
    Costero, Luis
    Igual, Francisco D.
    Olcoz, Katzalin
    Tirado, Francisco
    2017 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2017, : 402 - 409