共 50 条
- [1] Scalable Hybrid Loop- and Task-Parallel Matrix Inversion for Multicore Processors 2021 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2021, : 679 - 687
- [2] Modeling power and energy of the task-parallel Cholesky factorization on multicore processors COMPUTER SCIENCE-RESEARCH AND DEVELOPMENT, 2014, 29 (02): : 105 - 112
- [3] An Evaluation of Task-Parallel Frameworks for Sparse Solvers on Multicore and Manycore CPU Architectures 50TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, 2021,
- [4] Task-Parallel Programming on NUMA Architectures EURO-PAR 2012 PARALLEL PROCESSING, 2012, 7484 : 638 - 649
- [5] Parallel tiled QR factorization for multicore architectures CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2008, 20 (13): : 1573 - 1590
- [6] Parallel tiled QR factorization for multicore architectures PARALLEL PROCESSING AND APPLIED MATHEMATICS, 2008, 4967 : 639 - +
- [7] Fast and Robust Parallel SGD Matrix Factorization KDD'15: PROCEEDINGS OF THE 21ST ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, 2015, : 865 - 874
- [9] Task-Parallel LU Factorization of Hierarchical Matrices using OmpSs 2017 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2017, : 1148 - 1157
- [10] Energy efficiency optimization of task-parallel codes on asymmetric architectures 2017 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2017, : 402 - 409