A nanowire transistor for high performance logic and terabit non-volatile memory devices

被引：17

作者：

Lee, Hyunjin ^{[1
]}

Ryu, Seong-Wan ^{[1
]}

Han, Jin-Woo ^{[1
]}

Yu, Lee-Eun ^{[1
]}

Im, Maesoon ^{[1
]}

Kim, Chungjin ^{[1
]}

Kim, Sungho ^{[1
]}

Lee, Eujune ^{[1
]}

Kim, Kuk-Hwan ^{[1
]}

Kim, Ju-Hyun ^{[1
]}

Bae, Dong-Il ^{[1
]}

Jeon, Sang Cheol ^{[2
]}

Kim, Kwang Hee ^{[2
]}

Lee, Gi Sung ^{[2
]}

Oh, Joe Sub ^{[2
]}

Park, Yun Chang ^{[2
]}

Bae, Woo Ho ^{[2
]}

Yoo, Jung Jae ^{[2
]}

Yang, Jun Mo ^{[2
]}

Lee, Hee Mok ^{[2
]}

Choi, Yang-Kyu ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Sch EECS, Div EE, Daejeon 305701, South Korea

[2] Korean Natl Nanofab Ctr, Daejeon 305806, South Korea

来源：

2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2007年

关键词：

D O I：

10.1109/VLSIT.2007.4339761

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A silicon nanowire-FET (SiNAWI-FET) for high performance logic device with consideration of current direction effects and terabit non-volatile memory (NVM) device using an 8nm SiNAWI-NVM with oxide/nitride/oxide (ONO) and omega-gate structure is reported for the first time. N- and P-channel SiNAWI-FET showed the highest driving current on (110)/< 110 > crystal orientation without device rotation, whereas most 3-dimensional NMOS report higher driving current on 45 device rotation rather than 0 degrees. Utilizing an 7nm spherical nanowire on the 8nm SiNAWI-NVM with ONO structure, 1.7V V-T-window was achieved from 12V/80 mu sec program conditions with retention enhancement.

引用

页码：144 / +

页数：2

共 50 条

[41] High-Performance Non-Volatile Organic Ferroelectric Memory on Banknotes
Khan, M. A.
Bhansali, Unnat S.
Alshareef, H. N.
ADVANCED MATERIALS, 2012, 24 (16) : 2165 - 2170
[42] Very High Performance Non-Volatile Memory on Flexible Plastic Substrate
Cheng, C. H.
Chou, K. Y.
Chin, Albert
Yeh, F. S.
2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
[43] Non-volatile memory
Casagrande, Giulio
Chung, Shine
Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2008, 51
[44] Non-volatile memory
Sofer, Yair
Oowaki, Yukihito
Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2005, 48
[45] Performance of silicon nanocrystal non-volatile memory devices under various programming mechanisms
Ng, C. Y.
Chen, T. P.
Wong, J. I.
Yang, M.
Khor, T. S.
New, C. L.
Li, C. M.
Trigg, A. D.
Li, S.
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2007, 7 (01) : 329 - 334
[46] Vertically stacked non-volatile memory devices - material considerations
Godlewski, M.
Guziewicz, E.
Szade, J.
Wojcik-Glodowska, A.
Wachnicki, L.
Krajewski, T.
Kopalko, K.
Jakiela, R.
Yatsunenko, S.
Przezdziecka, E.
Kruszewski, P.
Huby, N.
Tallarida, G.
Ferrari, S.
MICROELECTRONIC ENGINEERING, 2008, 85 (12) : 2434 - 2438
[47] Organic Non-volatile Memory Devices Based on a Ferroelectric Polymer
Kalbitz, R.
Fruebing, P.
Gerhard, R.
Taylor, D. M.
2011 14TH INTERNATIONAL SYMPOSIUM ON ELECTRETS (ISE), 2011, : 207 - +
[48] Intrinsically Secure Non-Volatile Memory Using ReRAM Devices
Huan, Junjun
Olexa, Nicholas
Hochman, Brett
Bhunia, Swarup
Jha, Rashmi
Mandal, Soumyajit
IEEE ACCESS, 2022, 10 : 104577 - 104588
[49] Exploring Non-Volatile Main Memory Architectures for Handheld Devices
Ved, Sneha
Awasthi, Manu
PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 1528 - 1531
[50] Silicon nanocrystal-based non-volatile memory devices
Ng, CY
Chen, TP
Sreeduth, D
Chen, Q
Ding, L
Du, A
THIN SOLID FILMS, 2006, 504 (1-2) : 25 - 27

← 1 2 3 4 5 →