A nanowire transistor for high performance logic and terabit non-volatile memory devices

被引：17

作者：

Lee, Hyunjin ^{[1
]}

Ryu, Seong-Wan ^{[1
]}

Han, Jin-Woo ^{[1
]}

Yu, Lee-Eun ^{[1
]}

Im, Maesoon ^{[1
]}

Kim, Chungjin ^{[1
]}

Kim, Sungho ^{[1
]}

Lee, Eujune ^{[1
]}

Kim, Kuk-Hwan ^{[1
]}

Kim, Ju-Hyun ^{[1
]}

Bae, Dong-Il ^{[1
]}

Jeon, Sang Cheol ^{[2
]}

Kim, Kwang Hee ^{[2
]}

Lee, Gi Sung ^{[2
]}

Oh, Joe Sub ^{[2
]}

Park, Yun Chang ^{[2
]}

Bae, Woo Ho ^{[2
]}

Yoo, Jung Jae ^{[2
]}

Yang, Jun Mo ^{[2
]}

Lee, Hee Mok ^{[2
]}

Choi, Yang-Kyu ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Sch EECS, Div EE, Daejeon 305701, South Korea

[2] Korean Natl Nanofab Ctr, Daejeon 305806, South Korea

来源：

2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2007年

关键词：

D O I：

10.1109/VLSIT.2007.4339761

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A silicon nanowire-FET (SiNAWI-FET) for high performance logic device with consideration of current direction effects and terabit non-volatile memory (NVM) device using an 8nm SiNAWI-NVM with oxide/nitride/oxide (ONO) and omega-gate structure is reported for the first time. N- and P-channel SiNAWI-FET showed the highest driving current on (110)/< 110 > crystal orientation without device rotation, whereas most 3-dimensional NMOS report higher driving current on 45 device rotation rather than 0 degrees. Utilizing an 7nm spherical nanowire on the 8nm SiNAWI-NVM with ONO structure, 1.7V V-T-window was achieved from 12V/80 mu sec program conditions with retention enhancement.

引用

页码：144 / +

页数：2

共 17 条

[1] [Anonymous], VLSI S
[2] [Anonymous], IEDM
[3] CHANG L, 2001, IEDM, P99
[4] Quantum mechanical effects on double-gate MOSFET scaling
Chen, Q
Wang, LH
Meindl, JD
[J]. 2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 183 - 184
[5] Choi Y. K., 2001, IEDM, P421
[6] Three-dimensional simulation of the dependence of the programming window of SOI nanocrystal memories on the channel width
Fiori, G
Iannaccone, G
Molas, G
De Salvo, B
[J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (03) : 326 - 330
[7] FRIEDERICH C, 2004, IEDM, P963
[8] Jahan C, 2005, 2005 Symposium on VLSI Technology, Digest of Technical Papers, P112
[9] Kobayashi M., 2006, IEDM, P1007
[10] Optimum crystallographic alignment for Si n-channel ballistic DGFETs
Laux, SE
[J]. IEEE ELECTRON DEVICE LETTERS, 2005, 26 (09) : 679 - 681

← 1 2 →