A research on system-level architecture of single-chip cryptographic data

被引:0
作者
Ze, T [1 ]
Yu, DS [1 ]
Zhang, YH [1 ]
Sheng, SM [1 ]
Qiu, YL [1 ]
机构
[1] Chinese Acad Sci, Microelect R&D Ctr, Beijing 100029, Peoples R China
来源
2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4 | 2002年
关键词
architecture; cryptography; IP; VLSI; SoC; microprocessor;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Nowadays, since most information is transmitted by public medias, the security of information is very important, especially of confidential information. The information security system has its particular processing method. The use of cryptographic machine is one of the effective solutions. The hidden trouble of cryptographic machine mainly comes from information processing kernel program and key chip. And in China, information security is being menaced, for most of the key chip involving the information security devices come from abroad. Developing the key chip-set for information security system is a hard and chief task for China. A research on system-level architecture of single-chip cryptographic data processing is presented. The architecture involves microprocessor core architecture, data interface, user ID interface, special component for cryptographic data processing and cryptographic algorithms RSA and CHES VLSI implementation IP module ([1][2]) and the true random number generator. All of the functions are necessary for the system on a single cryptographic data processing chip. The architecture, including microprocessor core architecture, is incompatible with any other system, and has a special function to accelerate cryptographic data processing, so it is a very effective way to implement information security chip.
引用
收藏
页码:1486 / 1490
页数:5
相关论文
共 9 条
[1]  
[Anonymous], 1998, COMPUTER ORG DESIGN
[2]  
*ARM, DD10100E ARM
[3]  
BRUCE S, 1999, APPL CRYPTOGRAPHY PR
[4]   ENERGY CYCLING IN THE ECOSYSTEM [J].
PATTEN, BC .
ECOLOGICAL MODELLING, 1985, 28 (1-2) :1-71
[5]   POWERPC-601 AND ALPHA-21064 - A TALE OF 2 RISCS [J].
SMITH, JE ;
WEISS, S .
COMPUTER, 1994, 27 (06) :46-58
[6]  
STALLINGS W, 1996, CRYTOGRAPHY NETWORK
[7]  
STEVE F, 2000, ARM SYSTEM ON CHIP A
[8]  
TABAK D, 1987, RISC ARCHITECTURE
[9]  
TAO J, RES DYNAMIC SELF ADA