A Process-Tolerant, Low-Voltage, Inverter-Based OTA for Continuous-Time Σ-Δ ADC

被引:27
作者
Ismail, Ayman [1 ]
Mostafa, Islam [1 ,2 ]
机构
[1] Ain Shams Univ, Dept Elect & Commun Engn, Cairo 11331, Egypt
[2] Si Ware Syst, Cairo, Egypt
关键词
Continuous time (CT); inverter based; low voltage; process variation tolerant; scaling friendly; sigma-delta (Sigma-Delta); POWER;
D O I
10.1109/TVLSI.2016.2525786
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Inverter-based implementation of operational-transconductance amplifiers is an attractive approach for low-voltage realization of analog subsystems. However, the high sensitivity of inverterlike amplifiers' performance to process and temperature variations limit the achievable performance of the whole system across process and temperature corners. In this paper, a tuning technique is proposed to maintain the inverter-based amplifier performance across the process and temperature corners without requiring additional voltage headroom than that required by the inverter circuit. The introduced technique is used to implement a third-order continuous-time sigma-delta (Sigma-Delta) analog-to-digital converter (ADC). The main building block of the implemented ADC is an inverter-based amplifier. This makes the resulting Sigma-Delta ADC easier to scale to different technology nodes. A 74-dB signal-to-noise and distortion ratio is achieved, for a signal bandwidth of 64 kHz at a sampling frequency of 6.4 MHz, while consuming 400 mu A from a 0.8 V supply in 65-nm CMOS technology.
引用
收藏
页码:2911 / 2917
页数:7
相关论文
共 21 条
[1]  
[Anonymous], 2014, PROC IEEE FAIBLE TEN
[2]  
Bautista F., 2010, Proceedings of the 2010 17th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2010), P555, DOI 10.1109/ICECS.2010.5724572
[3]   Low Voltage, Low Power, Inverter-Based Switched-Capacitor Delta-Sigma Modulator [J].
Chae, Youngcheol ;
Han, Gunhee .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (02) :458-472
[4]   Excess loop delay in continuous-time delta-sigma modulators [J].
Cherry, JA ;
Snelgrove, WM .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (04) :376-389
[5]  
Christen T., 2012, ESSCIRC 2012 - 38th European Solid State Circuits Conference, P209, DOI 10.1109/ESSCIRC.2012.6341295
[6]  
Essawy A., 2014, THESIS
[7]   Chaotic signal reconstruction with application to noise radar system [J].
Liu, Lidong ;
Hu, Jinfeng ;
He, Zishu ;
Han, Chunlin ;
Li, Huiyong ;
Li, Jun .
EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2011,
[8]   A 0.8-V 230-μW 98-dB DR Inverter-Based ΣΔ Modulator for Audio Applications [J].
Luo, Hao ;
Han, Yan ;
Cheung, Ray C. C. ;
Liu, Xiaopeng ;
Cao, Tianlin .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (10) :2430-2441
[9]   A 250 mV 7.5 μW 61 dB SNDR SC ΔΣ Modulator Using Near-Threshold-Voltage-Biased Inverter Amplifiers in 130 nm CMOS [J].
Michel, Fridolin ;
Steyaert, Michiel S. J. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (03) :709-721
[10]  
Murmann B., 2014, TECH REP