256-channel bidirectional optical interconnect using VCSELs and photodiodes on CMOS

被引:84
作者
Plant, DV [1 ]
Venditti, MB
Laprise, E
Faucher, J
Razavi, K
Châteauneuf, M
Kirk, AG
Ahearn, JS
机构
[1] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ H3A 2A7, Canada
[2] BAE Syst, Informat & Elect Syst Integrat Inc, Nashua, NH 03061 USA
基金
加拿大自然科学与工程研究理事会;
关键词
application-specific integrated circuits (ASICs); integrated optoelectronics (OEs); optical interconnects;
D O I
10.1109/50.939788
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Two-dimensional parallel optical interconnects (2-D-POIs) are capable of providing large connectivity between elements in computing and switching systems. Using this technology we have demonstrated a bidirectional optical interconnect between two printed circuit boards containing optoelectronic (OE) very large scale integration (VLSI) circuits. The OE-VLSI circuits were constructed using vertical cavity surface emitting lasers (VCSELs) and photodiodes (PDs) flip-chip bump-bonded to a 0.35-mum complementary metal-oxide-semiconductor (CMOS) chip. The CMOS was comprised of 256 laser driver circuits, 256 receiver circuits, and the corresponding buffering and control circuits required to operate the large transceiver array. This is the first system, to our knowledge, to send bidirectional data optically between OE-VLSI chips that have both VCSELs and photodiodes cointegrated on the same substrate.
引用
收藏
页码:1093 / 1103
页数:11
相关论文
共 14 条
[1]   Design, implementation and characterization of a 2-D bi-directional free-space optical link [J].
Châteauneuf, M ;
Venditti, M ;
Laprise, E ;
Faucher, J ;
Razavi, K ;
Thomas-Dupuis, F ;
Kirk, AG ;
Plant, DV ;
Yamamoto, T ;
Trezza, JA ;
Luo, W .
OPTICS IN COMPUTING 2000, 2000, 4089 :530-538
[2]  
Jokerst NM, 1996, IEEE J SEL TOP QUANT, V2, P1
[3]  
Jokerst NM, 1999, IEEE J SEL TOP QUANT, V5, P143
[4]   Optoelectronic-VLSI: Photonics integrated with VLSI circuits [J].
Krishnamoorthy, AV ;
Goossen, KW .
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 1998, 4 (06) :899-912
[5]  
KRISHNAMOORTHY AV, P OPT COMP 1999 C PD
[6]  
Li Y, 2000, P IEEE, V88, P723
[7]   The integration of III-V optoelectronics with silicon circuitry [J].
Mathine, DL .
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 1997, 3 (03) :952-959
[8]   A hybrid-SEED smart pixel array for a four-stage intelligent optical backplane demonstrator [J].
Rolston, DR ;
Plant, DV ;
Szymanski, TH ;
Hinton, HS ;
Hsiao, WS ;
Ayliffe, MH ;
Kabal, D ;
Venditti, MB ;
Desai, P ;
Krishnamoorthy, AV ;
Goossen, KW ;
Walker, JA ;
Tseng, B ;
Hui, SP ;
Cunningham, JE ;
Jan, WY .
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 1996, 2 (01) :97-105
[9]  
SOMERSET NJ, COMMUNICATION
[10]   Reconfigurable intelligent optical backplane for parallel computing and communications [J].
Szymanski, TH ;
Hinton, HS .
APPLIED OPTICS, 1996, 35 (08) :1253-1268